#### Intel<sup>®</sup> Software Development Products



#### Writing Parallel Programs That Work

#### Paul Petersen (Intel)

Copyright© 2012, Intel Corporation. All rights reserved. \*Other brands and names are the property of their respective owners.

#### Abstract

Serial algorithms typically run inefficiently on parallel machines. This may sound like an obvious statement, but it is the root cause of why parallel programming is considered to be difficult. The current state of the computer industry is still that almost all programs in existence are serial.

This talk will describe the techniques used in the Intel Parallel Studio to provide a developer with the tools necessary to understand the behaviors and limitations of the existing serial programs. Once the limitations are known the developer can refactor the algorithms and reanalyze the resulting programs with the tools in the Intel Parallel Studio XE to create parallel programs that work.



#### **Remember this slide from earlier?**

- Basic approach
  - Find compute intensive loops
  - Make the loop iterations independent ... so they can safely execute in any order without loop-carried dependencies
  - Place the appropriate OpenMP directive and test

This reminds me of a rather famous cartoon:

(just use Google search on: then a miracle occurs cartoon



#### Where should we begin?

- Do you start with a blank sheet of paper ... or not?
- 1. You need to organize your ideas
  - Usually by expressing a <u>serial</u> algorithm
- 2. Otherwise you may be asked to improve software with demonstrated value
  - Usually expressed by a serial implementation
  - Or a process in your MPI program, another serial program
- Either way, you likely start serial



#### Do you really mean that?

for (int I = 0; I < N; ++I) A[I] = B[I] + C[I];

• This loop is equivalent to:

done:

I = 0; if (! (I < N)) goto done; A[0] = B[0] + C[0]; // I = 0 ++I; if (! (I < N)) goto done; A[1] = B[1] + C[1]; // I = 1 ...

```
• This loop is equivalent to:
```

I = 0; if (! (I < N)) goto done; Work( &A[0] ); // I = 0

```
++I;
if (! (I < N)) goto done;
```

```
Work( &A[1] ); // I = 1
```

```
done:
```



. . .

#### Or did you really mean this...

Work( &A[0...N-1] )



# **Digression: debugging**

- What is still the #1 debugging tool in use today?
  - A "print" statement
- Inserting a "print" statement into your serial program typically does not change its behavior, but allows observation of what is happening
- Serial languages force you to specify the semantics of your algorithm by enforcing a specific serial execution
- Parallel languages force you to specify what is allowable to execute in concurrently

We can use this debugging technique to bridge the gap and observe potential parallelism



#### **Bridging the gap**

- Annotations are statements that *markup* existing algorithms to express the parallel model requested
- Intel® Advisor XE accomplishes this with a core set of modeling annotations:
  - **SITE** (where should I focus)
  - TASK (what should I do)
  - LOCK (it really is serial)
- Similar to concepts in OpenMP, TBB, or Cilk but simplified

# Annotations can be considered *as-if* they are "print" statements to a special trace file



#### **Annotation: SITE (where should I focus)**

# Intel® Advisor XE uses a **SITE** to:

- 1. Define a name for a section of the application
- 2. Declare that all interesting things to analyze occur inside of this section
- 3. Declare that any parallelism that is declared will be finished before the section exits



#### **Example: SITE**

```
#include <advisor-annotate.h>
...
ANNOTATE_SITE_BEGIN(MySite);
Work( &A[0] );
Work( &A[1] );
ANNOTATE_SITE_END();
...
```

• Annotations are just statements with no visible side-effects



#### Annotation: TASK (what should I do)

# Intel® Advisor XE uses a **TASK** to:

- 1. Define a name for a section of the application
- 2. Declare the statements in this section could be executed immediately or deferred
- 3. Declare the statements in this section can overlap (concurrent/parallel) execution with other statements in the enclosing **SITE**



#### **Example: TASK**

```
#include <advisor-annotate.h>
...
ANNOTATE_TASK_BEGIN(MyTask0);
Work( &A[0] );
ANNOTATE_TASK_END();
ANNOTATE_TASK_BEGIN(MyTask1);
Work( &A[1] );
ANNOTATE_TASK_END();
...
```

• Annotations can partition the serial execution to be a specification for parallel execution



#### **Annotation: LOCK (it really is serial)**

Intel® Advisor XE uses a **LOCK** to:

- 1. Define an (non-unique) name for a section of the application
- 2. Declare that sections with this name are not allowed to execute in parallel, they must be serialized



#### **Example: LOCK**

```
#include <advisor-annotate.h>
...
ANNOTATE_LOCK_ACQUIRE(0);
globalCounter = globalCounter + 1;
ANNOTATE_LOCK_RELEASE(0);
...
```

- A LOCK is a concept familiar to developers, but it really means a serialized section of code
- This annotation may be implemented with other non-lock based synchronization mechanisms, such as atomic variables



#### What about loops?

• The combination of a **SITE** + **TASK** using a serial looping construct can be used to model a parallel loop

```
#include <advisor-annotate.h>
...
ANNOTATE_SITE_BEGIN(MyLoopSite);
for (int I = 0; I < N; ++I) {
    ANNOTATE_TASK_BEGIN(MyIteration);
    Work( &A[I] );
    ANNOTATE_TASK_END();
}
ANNOTATE_SITE_END();
...
</pre>
```

#### OpenMP equivalent



# What about loops (continued)?

• The combination of a **SITE** + **TASK** can be optimized via the **ITERATION\_TASK** annotation

```
#include <advisor-annotate.h>
...
ANNOTATE_SITE_BEGIN(MyLoopSite);
for (int I = 0; I < N; ++I) {
    ANNOTATE_ITERATION_TASK(MyIteration);
    Work( &A[I] );
}
ANNOTATE_SITE_END();
...
#include <omp.h>
...
#pragma omp parallel for
for (int I = 0; I < N; ++I) {
    Work( &A[I] );
}
...</pre>
```

OpenMP equivalent



#### Intel® Advisor XE

- A product in Intel® Parallel Studio 2013, which is a plug-in for Microsoft\* Visual Studio, and also available on Linux
- A design tool that assists in making good decisions to transform a serial algorithm to use multi-core hardware
- A serial modeling tool using annotated serial code to calculate what might happen if that code were executed in parallel as specified by the annotations
- A methodology and workflow to help you learn where to use parallel programming



#### Why estimate performance first?

- If programs were trivial to parallelize we would have already finished converting them
- Amdahl's law states the benefit of parallelism is a based on the fraction of execution you parallelize
- Therefore, you must focus effort on the places that are valuable to parallelize, not the places that are easy to parallelize

Until you have a plausible parallelism model that can achieve the benefits you want, it does not pay to check if it can be made correct

(on an ideal machine)



#### **Step: Survey Target**

/nfs/fx/hon	ne/pmpeter1/intel/advixe/projects/ANL-Extreme	-Scale-Computir	ng/pi - Intel	Advisor			_ =
ile View Help							
🐸 i 🥼 i 🛍 📾 👦 i 🛐 📼 i 🛠 👯 🏠							
lvisor XE Workflow	Welcome pi - e000 🗵						
1. Survey Target <u>Where</u> should I consider adding parallelism? Locate the loops and functions where your program spends its time, and functions that	Where should I add parallelism		itability Re	port 🎓 Co	rrectness R	Intel Advisor ) eport	XE 20
call them.	🐼 🧐 View Source						
Collect Survey Data	Function Call Sites and Loops	Total Time %	Total Time	Self Time	Hot Loops	Source Location	
View Survey Result	⊽Total	100.0%	1.0200s	0s			
<b>A</b>	▽_libc_start_main	100.0%	1.0200s	0s			
2. Annotate Sources	∽© [loop inlibc_start_main]	100.0%	1.0200s	0s			
Add Intel Advisor XE annotations to <u>identify</u> possible parallel tasks and their enclosing	∽main	100.0%	1.0200s	0s		pi_serial.cpp:30	0
parallel sites.	マヴ [loop at pi_serial.cpp:45 in main]	100.0%	1.0200s	0s	6	pi_serial.cpp:4!	5
<ul> <li>Steps to annotate</li> </ul>	マcompute_pi		1.0200s	0s		pi_serial.cpp:1	and the second se
View Annotations	Iloop at pi_serial.cpp:21 in cc	n 100.0%	1.0200s	1.0200s	5	i pi_serial.cpp:2	
Collect Suitability Data Collect Suitability Result View Suitability Result  4. Check Correctness Predict parallel data sharing problems for the annotated tasks. Fix the reported sharing problems. Collect Correctness Data View Correctness Result			k				
-	C m	» (<		III.			>
5. Add Parallel Framework	Example: Iteration Loop, Single				Ci Ci	opy to Clipboard 🛛 🕹	
<ul> <li>Steps to replace annotations</li> </ul>	// To copy compiler options, select Build	Settings from t	he drop-dov	vn list.			3
View Summary	<pre>#include "advisor-annotate.h"// Add to ead</pre>	ch module that c	ontains Int	el Advisor	XE annotat	ions	
	<pre>// Begin a parallel code region (parallel ANNOTATE_SITE_BEGIN( MySitel );// Place be // loop control statement // If the entire loop body is not a si</pre>	fore the loop co			Tasks from	the list	
Current Project: pi	ANNOTATE_ITERATION_TASK( MyTask1 );//	- S					5



#### **Step: Survey Target – View Sources**

/nfs/fx/hom	ne/pmpeter1/intel/advixe/projects/ANL-Extreme-Sc	cale-Computing/pi - Intel Advisor	-
Eile View Help			
🐸 և 🖆 🗃 👦 🚼 📼 😽 👯 🏚			
dvisor XE Workflow	Welcome pi - e000 🗷		
🖌 1. Survey Target	Where should I add parallelism?	(Source) H	Intel Advisor XE 20
Where should I consider adding parallelism?	1 2018		
Locate the loops and functions where your program spends its time, and functions that	💧 Annotation Report 👋 Suitability Report 👂 🕻	Correctness Report 🔓 Survey So	
call them.	File: pi_serial.cpp:21 compute_pi		Call Stack with Loops
Collect Survey Data	Line Source	Total Time % Loop Time %	© compute_pi - pi_serial.cpp:21
🔲 View Survey Result	7 double compute_pi( int n, long num_steps	: )	🖹 compute_pi - pi_serial.cpp:17
	8 (		5 main - pi_serial.cpp:45
2. Annotate Sources	9 long i;		main - pi_serial.cpp:30
Add Intel Advisor XE annotations to identify possible parallel tasks and their enclosing	10 double step; 11 double sum;		©libc_start_main В libc start main
parallel sites.	12 double x;		
	13		
View Annotations	14 // TODO: The argument 'n' specifies	the	
View Annotations	15		
3. Check Suitability	16 sum = 0.0;		
Analyze the annotated program to check its	<pre>17 step = 1.0/(double) num_steps;</pre>		
predicted parallel performance.	18		
🖞 Collect Suitability Data	19 x = 0.5 * step; 20		
View Suitability Result	20 21 for (i=0; i < num_steps; i++) {	0.0805 1.0205	
Ten buildonity result	22 x += step;	1.0205	
4. Check Correctness	23 sum += 4.0/(1.0+x*x);	0.8805	
Predict parallel data sharing problems for	24	100	
the annotated tasks. <u>Fix</u> the reported sharing problems.	25		R,
( , , , , , , , , , , , , , , , , , , ,	<pre>26 return ( step * sum );</pre>		
Collect Correctness Data	27 }		
View Correctness Result	Selected (Total Tim		
5. Add Parallel Framework	<u> </u>	<b>)</b> [ ]	
<b>A</b>	Example: Iteration Loop, Single		🖹 Copy to Clipboard 🛛 🗧
<ul> <li>Steps to replace annotations</li> </ul>	// To copy compiler options, select Build Set	tings from the drop-down list.	
🔲 View Summary	#include "advisor-annotate.h"// Add to each m	rodule that contains Intol Advi-	TYP apportations
·	Finelade advisor-annotate.n.// Add to each n	Concarns intel Advis	SI AL AMOUNTONS
	// Begin a parallel code region (parallel sit		=
	ANNOTATE_SITE_BEGIN( MySitel );// Place befor	e the loop control statement	
	<pre>// loop control statement // If the entire loop body is not a singl</pre>	a task select Loon One or More	Tasks from the list
Current Brejest, ni	ANNOTATE_ITERATION_TASK( MyTask1 );// Pla		
Current Project: pi	// loop body	2000 12-24 20-25 12-24-25 2005 12-25 2005 12-25 20-25 20-25	×
Project Navigator Advisor XE Work > =	۱۱ (III)		>



#### **Survey – How Does it Work?**

- Statistical Call Stack Sampling
- Focus on top-down inclusive execution time
- Define a periodic timer to sample IP addresses
- Unwind the call-stack at sample points
- Statically analyze the binary to detect loops
- Display the aggregate time a sample:
  - hits a basic block (IP or call stack-frame)
  - a call-stack frame intersects a loop



#### **Step: Annotate Sources**

/nfs/fx/home/pmpeter1/intel/advixe/	projects/ANL-Extreme-Scale-Co	omputing/pi_annotated -	Intel Advisor ×
<u>F</u> ile View Help			
Welcome pi_annotated - e000 🗷			÷
📓 Where should I add parallelism? (Source) 🛤			Intel Advisor XE 2013
🥐 Summary 🛛 😂 Survey Report 🔥 Annotation Report 🔗 Suite	ability Report 🛛 🍅 Correctness I	Report 🚯 Survey Sour	rce x
File: pi_annotated.cpp:18 compute_pi			Call Stack with Loops
Line Source	Tota	al Time 🛛 Loop Time 🗅	
<pre>19 step = 1.0/(double) num_steps;</pre>			© main - pi_annotated.cpp:287
20 21 x = 0.5 * step;			main - pi_annotated.cpp:41  Libc_start_main
22			≅libc_start_main
23 [4]() { // Trick to isolate the site into a separa 24 [4]() {	te stack frame for better		
24 [&]() { 25			
26 ANNOTATE_SITE_BEGIN (pi_loop);	Southers on Granders	Desired these position	
<pre>27 for (int i=0; i &lt; num_steps; i++) { 28 ANNOTATE_ITERATION_TASK(pi_task);</pre>	[&]() { // Tr	ick to iso	late the site into a separate
29 x += step;	[&] () {		
30 sum += 4.0/(1.0+x*x); 31 }	1011) 1		
32 ANNOTATE_SITE_END (pi_loop);			
33	ANNOTATE OTTE	DECTN/mi	loopl.
34 )(); 35 )();	ANNOTATE_SITE		100b);
36	for (int i=0;	i < num_s	teps; i++) {
<pre>37 return ( step * sum ); 38 }</pre>	as many subseque to show a	and the second test	Little
30 /	ANNOIATE_	_IIERALION_	TASK(pi_task);
( ) III	x += step	;	
Example: Iteration Loop, Single		Conversion and the second	
<pre>// To copy compiler options, select Build Setting.</pre>	sum += 4.	0/(1.0+x*x	1;
<pre>#include "advisor-annotate.h"// Add to each modul</pre>	}		
<pre>// Begin a parallel code region (parallel site)</pre>	ANNOTATE_SITE	END (pi lo	on):
ANNOTATE_SITE_BEGIN( MySitel );// Place before the // loop control statement	AUTO+A+0_0++0	-nun (br-ro	op//
// If the entire loop body is not a single ta			
ANNOTATE_ITERATION_TASK( MyTask1 );// Place at // loop body	)();		
ANNOTATE_SITE_END();// End the parallel code regi	1.0.1		
	)();		
	1541 Sealth		



Copyright© 2011, Intel Corporation. All rights reserved. \*Other brands and names are the property of their respective owners.

#### **Step: Check Suitability**

	i_annotated - e000						
				notated sites? 🗖			Intel Advisor XE 20
P Summary	😂 Survey Report	t 💧 Annotation Rep	ort 🖞 Suitability P	Report 🐞 Correctness Re	eport		
550 og se sesse	- total total 🗄 👼 and	ire too small. Suitabi					
result in because	measurement errors v task overhead is likel		ability data for this site	nces of iteration task pi_task e unreliable. It also means the lizing the tasks.			
View So	ource						<u>.</u>
II Sites							
	Maximum Pr Gain For All		Target CPU Count:	3 V Threading Model:	Intel TBB		
	Gain FUT All	Siles.	Annotation Label	Source Location Maxim	um Site Gain Maximum T	otal Gain Average Instance	e Ti Total Time
	7.69x		pi_loop [	🖹 pi_annotated.cp 7.69x	7.66x	0.4497s	3.5974s
elected Sit		Site Changes I v	vill make to this sit	e to improve performance	8		
	ability of Maximum Gain १	Type of	Change Benef <mark>te Overhead</mark>	e to improve performance fit if Checked Loss if Unchec 0.04x	ked Recommended No		
<b>Scala</b> 64x- 32x-	ability of Maximum	Type of C Reduce Si C Reduce Ta	Change Benef te Overhead isk Overhead	it if Checked Loss if Unchec	ked Recommended No		
<b>Scala</b> 64x- 32x-	ability of Maximum	Type of Reduce Si Reduce Ta Reduce Lo	Change Benef te Overhead isk Overhead isk Overhead	it if Checked Loss if Unchec 0.04x	ked Recommended No No No		ĸ
Scala 64x- 32x- Maximum Site Gain 1x- 2	Ability of Maximum Gain	Reduce <u>Si</u> Reduce <u>Si</u> Reduce <u>Ta</u> Reduce <u>La</u> Reduce <u>La</u> Zenable <u>Ta</u>	Change Benef te Overhead sk Overhead ock Overhead sk Contention	it if Checked Loss if Unchec 0.04x 0.20x	ked Recommended No		ĸ
Scala 64x - 32x - Maximum Sife Gain 1x - 2	Ability of Maximum Gain	Reduce <u>Si</u> Reduce <u>Si</u> Reduce <u>Ta</u> Reduce <u>La</u> Reduce <u>La</u> Zenable <u>Ta</u>	Change Benef te Overhead sk Overhead ock Overhead sk Contention	it if Checked Loss if Unchec 0.04x 0.20x 7.	ked Recommended No No No	Minimum Instance Time	k Total Time
Scala 64x- 32x- Maximum Site Gain 1x- 2	Ability of Maximum Gain	Type of Reduce <u>Si</u> Reduce <u>Ta</u> Reduce <u>La</u> Reduce <u>La</u> Reduce <u>La</u> Reduce <u>La</u> Reduce <u>La</u>	Change Benefice Overhead State Overh	it if Checked Loss if Unchec 0.04x 0.20x 7.	ked Recommended No No No 69x Yes	Minimum Instance Time < 0.0001s	No. 1000




# **Suitability – How Does It Work?**

- Performance Modeling
- Gather an event trace of modeling annotations at runtime
- Build a compressed execution tree
- Simulate the execution tree
  - On an ideal parallel machine
  - Under varying number of threads
  - With varying assumptions about overhead and scheduling
- Display the results and show how to improve the model
- The purpose is to check if the performance model is "suitable" as a starting point for parallelization
- It is not designed as an accurate performance prediction
  - Tree compression, Greedy Scheduling,
  - Ideal machine, No memory model, ...




#### Suitability – Rocks and Sand Trace Compression



Count the *rocks*, but weigh the *sand* 



#### **Step: Check Correctness**






#### **Correctness – How Does It Work?**

- Memory Trace Analysis
- Only instrument the program when inside a SITE
- Record a history of prior memory accesses
- Record the SITE/TASK structure
- When the next memory location is accessed, check:
  - If the prior access was in a concurrent TASK
  - If the prior access was in an equivalent LOCK context
  - Either this access or the prior access was a write
- Tell the user about
  - Data Communication RAW dependence
  - Memory Reuse WAR or WAW dependence
  - Inconsistent LOCK usage



#### What Is The Next Step?

- Great parallel performance requires real hardware on which to tune your implementations
- Parallelism is not just relaxation of serial algorithms





#### **Writing Parallel Programs That Work**

- 1. You need the ability to express your computation ... usually serially
- 2. You need to understood the serial code *... as a specification of what computations must happen*
- 3. You should create a parallel model of the code ... Intel® Advisor XE can be very helpful
- 4. You then express the parallel computation ... with your favorite parallel framework
- 5. You should finish by tuning on parallel hardware ... Intel® Parallel Studio XE can be very helpful



# Intel® Parallel Studio 2013 XE

 More information about Parallel Studio XE and Advisor XE is available online, including a 30-day free trial

www.intel.com/go/parallel

•Supports Microsoft Visual Studio\* 2005, 2008 and 2010. •Support Linux







#### **Optimization Notice**

#### **Optimization Notice**

Intel compilers, associated libraries and associated development tools may include or utilize options that optimize for instruction sets that are available in both Intel and non-Intel microprocessors (for example SIMD instruction sets), but do not optimize equally for non-Intel microprocessors. In addition, certain compiler options for Intel compilers, including some that are not specific to Intel micro-architecture, are reserved for Intel microprocessors. For a detailed description of Intel compiler options, including the instruction sets and specific microprocessors they implicate, please refer to the "Intel Compiler User and Reference Guides" under "Compiler Options." Many library routines that are part of Intel® compiler products are more highly optimized for Intel microprocessors than for other microprocessors. While the compilers and libraries in Intel compiler products offer optimizations for both Intel and Intel-compatible microprocessors, depending on the options you select, your code and other factors, you likely will get extra performance on Intel microprocessors.

Intel compilers, associated libraries and associated development tools may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include Intel Streaming SIMD Extensions 2 (Intel SSE2), Intel Streaming SIMD Extensions 3 (Intel SSE3), and Supplemental Streaming SIMD Extensions 3 (Intel SSSE3) instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors.

While Intel believes our compilers and libraries are excellent choices to assist in obtaining the best performance on Intel and non-Intel microprocessors, Intel recommends that you evaluate other compilers and libraries to determine which best meet your requirements. We hope to win your business by striving to offer the best performance of any compiler or library; please let us know if you find we do not.

Notice revision #20110228



#### **Legal Disclaimer**

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference <u>www.intel.com/software/products</u>.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Atom, Centrino Atom Inside, Centrino Inside, Centrino logo, Cilk, Core Inside, FlashFile, i960, InstantIP, Intel, the Intel logo, Intel386, Intel486, IntelDX2, IntelDX4, IntelSX2, Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, Intel Inside logo, Intel. Leap ahead., Intel. Leap ahead. logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Viiv, Intel vPro, Intel XScale, Itanium, Itanium Inside, MCS, MMX, Oplus, OverDrive, PDCharm, Pentium, Pentium Inside, skoool, Sound Mark, The Journey Inside, Viiv Inside, vPro Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S. and other countries. \*Other names and brands may be claimed as the property of others.

Copyright © 2011. Intel Corporation.

#### http://intel.com/software/products



#### **Step: Add Parallel Framework**

- Final step: Convert annotations into uses of a parallel framework
- Examples in three parallel frameworks are used
  - Intel® Cilk<sup>™</sup> Plus
  - Intel® Threading Building Blocks (Intel® TBB)
  - OpenMP\*
- Converting a parallel model into explicitly parallel implementation is straightforward
- Each parallel framework you might use has concepts similar to a **SITE, TASK**, or **LOCK**
- Learning how common parallel framework features match annotations allows easy conversion to an explicitly parallel implementation



# Parallel Framework: OpenMP

Specialized syntax can represent our parallel models efficiently

```
#include <advisor-annotate.h>
...
ANNOTATE_SITE_BEGIN(MyLoopSite);
for (int I = 0; I < N; ++I) {
    ANNOTATE_TASK_BEGIN(MyLoopIteration);
    Work( &A[I] );
    ANNOTATE_TASK_END();
}
ANNOTATE_SITE_END();
...</pre>
```

```
#pragma parallel for
for (int I = 0; I < N; ++I) {
    Work( &A[I] );
}</pre>
```



#### Parallel Framework: Intel® Cilk<sup>™</sup> Plus

Specialized syntax can represent our parallel models efficiently

```
#include <advisor-annotate.h>
...
ANNOTATE_SITE_BEGIN(MyLoopSite);
for (int I = 0; I < N; ++I) {
    ANNOTATE_TASK_BEGIN(MyLoopIteration);
    Work( &A[I] );
    ANNOTATE_TASK_END();
}
ANNOTATE_SITE_END();
...</pre>
```

cilk\_for (int I = 0; I < N; ++I) Work( &A[I] );



#### **Parallel Framework:** Intel® Threading Building Blocks (Intel® TBB)

Libraries can also represent our parallel models efficiently

```
#include <advisor-annotate.h>
...
ANNOTATE_SITE_BEGIN(MyLoopSite);
for (int I = 0; I < N; ++I) {
    ANNOTATE_TASK_BEGIN(MyLoopIteration);
    Work( &A[I] );
    ANNOTATE_TASK_END();
}
ANNOTATE_SITE_END();
...</pre>
```

```
#include "tbb/parallel_for.h"
...
tbb::parallel_for (0, N, 1,
    [=](int I) { Work ( &A[I] ); } );
```

....



# Parallel Framework: OpenMP

Exploit unique parallel framework features

```
#include <advisor-annotate.h>
...
ANNOTATE_ACQUIRE_BEGIN(0);
std::cout << A[I] << std::endl;
ANNOTATE_RELEASE_END(0);
...</pre>
```

```
#include <omp.h>
...
#pragma omp critical
   std::cout << A[I] << std::endl;
...</pre>
```



# Parallel Framework: Intel® Cilk<sup>™</sup> Plus (cont.)

Exploit unique parallel framework features

```
#include <advisor-annotate.h>
...
ANNOTATE_ACQUIRE_BEGIN(0);
std::cout << A[I] << std::endl;
ANNOTATE_RELEASE_END(0);
...</pre>
```

```
#include <cilk/reducer_ostream.h>
...
cilk::reducer_ostream cout_reducer(std::cout);
...
cout_reducer << A[I] << std::endl;
...</pre>
```



#### Parallel Framework: OpenMP

Generic models can translate to specialized implementations

```
#include <advisor-annotate.h>
...
ANNOTATE_LOCK_ACQUIRE(0);
globalCounter = globalCounter + 1;
ANNOTATE_LOCK_RELEASE(0);
...
```

```
#include <omp.h>
...
#pragma atomic
++globalCounter;
```





#### **Parallel Framework:** Intel® TBB (cont.)

Generic models can translate to specialized implementations

```
#include <advisor-annotate.h>
...
ANNOTATE_LOCK_ACQUIRE(0);
globalCounter = globalCounter + 1;
ANNOTATE_LOCK_RELEASE(0);
...
```

```
#include "tbb/atomic.h"
...
tbb::atomic<int> globalCounter;
...
++globalCounter;
...
```



# **About the speaker**

Paul Petersen is a Sr. Principal Engineer in the Software and Solutions Group (SSG) at Intel. He received a Ph.D. degree in Computer Science from the University of Illinois in 1993.

After UIUC, he was employed at Kuck and Associates, Inc. (KAI) working on auto-parallelizing compiler (KAP), and was involved in the early definition and implementations of OpenMP. While at KAI, he developed the Assure line of parallelization/correctness products, for Fortran, C++ and Java.

In 2000, Intel Corporation acquired KAI, and he joined the software tools group. At Intel, he worked with the tools group to create the Thread Checker products, which evolved into the Inspector and Advisor components of the Intel® Parallel Studio. Inspector uses dynamic binary instrumentation to detect memory and concurrency bugs, and Advisor uses similar techniques along with performance measurement and modeling to assist developers in transforming existing serial applications to be ready for parallel execution.



- **Abstract:** Serial algorithms typically run very inefficiently on parallel machines. This may sound like an obvious statement, but it is the root cause of why parallel programming is considered to be difficult. The current state of the computer industry is still that almost all programs in existence are serial. To address this situation, Intel has created Parallel Studio XE, and in particular Advisor XE.
- This talk will describe the techniques used in Advisor XE to provide a developer with the tools necessary to understand the limitations of the existing serial algorithms. Once the limitations are known the developer can refactor the algorithms and reanalyze the resulting code to see if it could run effectively on parallel hardware. Almost all implementations of serial algorithms are serial for a reason, and the tools available in Advisor XE help the user expose these reasons so that appropriate rewrites can be done.
- **Bio:** Paul Petersen is a Sr. Principal Engineer in the Software and Solutions Group (SSG) at Intel. He received a Ph.D. degree in Computer Science from the University of Illinois in 1993. After UIUC, he was employed at Kuck and Associates, Inc. (KAI) working on auto-parallelizing compiler (KAP), and was involved in the early definition and implementations of OpenMP. While at KAI, he developed the Assure line of parallelization/correctness products, for Fortran, C++ and Java. In 2000, Intel Corporation acquired KAI, and he joined the software tools group. At Intel, he worked with the tools group to create the Thread Checker products, which evolved into the Inspector and Advisor components of the Intel® Parallel Studio. Inspector uses dynamic binary instrumentation to detect memory and concurrency bugs, and Advisor uses similar techniques along with performance measurement and modeling to assist developers in transforming existing serial applications to be ready for parallel execution.

