

Argonne Training Program on
EXTREME-SCALE COMPUTING

Argonne

1

July 30 – August 11, 2017

Adaptive Linear Solvers and Eigensolvers

#### Jack Dongarra

University of Tennessee Oak Ridge National Laboratory University of Manchester

Copy of slides at http://bit.ly/atpesc-2017-dongarra

8/7/17



• Common Operations

$$Ax = b; \quad \min_{x} ||Ax - b||; \quad Ax = \lambda x$$

- A major source of large dense linear systems is problems involving the solution of boundary integral equations.
  - The price one pays for replacing three dimensions with two is that what started as a sparse problem in  $O(n^3)$  variables is replaced by a dense problem in  $O(n^2)$ .
- Dense systems of linear equations are found in numerous other applications, including:
  - airplane wing design;
  - radar cross-section studies;
  - flow around ships and other off-shore constructions;
  - diffusion of solid bodies in a liquid;
  - noise reduction; and
- $_{8/7/17}$  diffusion of light through small particles<sub>2</sub>



#### Existing Math Software - Dense LA

_1	DIRECT SOLVERS	License	Support				Language			Mode			Sparse Direct		Sparse Iterative		Sparse Eigenvalue		Last release date	
				Real	Complex	F77/ F95	С	C++	Shared	Accel.	Dist		SPD	SI	Gen	SPD	Gen	Sym	Gen	
C	Chameleon	CeCILL-C	See authors	x	x		x		X	С	М	X								2014-04-15
	<u>OPLASMA</u>	<u>BSD</u>	yes	X	X		X		X	С	Μ	X								2014-04-14
E	<u>Bigen</u>	<u>Mozilla</u>	yes	X	X			X	X			X	X		X	X	X			2015-01-21
E	Elemental	New BSD	yes	X	X			X			Μ	X	X	X	X					2014-11-08
E	<u>ELPA</u>	<u>LGPL</u>	yes	X	X	F90	X		X		Μ	X								2015-05-29
I	FLENS	<u>BSD</u>	yes	X	X			X	X			X								2014-05-11
h	<u>imat-oss</u>	<u>GPL</u>	yes	X	X	X	X	X	X			X			X					2015-03-10
I	LAPACK	BSD	yes	X	X	X	X		X			X								2013-11-26
I	LAPACK95	BSD	yes	X	X	X			X			X								2000-11-30
1	ibflame	New BSD	yes	X	X	X	X		X			X								2014-03-18
N	MAGMA	<u>BSD</u>	yes	x	x	x	x		x	C/O/X		x				x	x	x		2015-05-05
1	NAPACK	BSD	yes	X		X			X			X				X		X		?
F	PLAPACK	LGPL	yes	X	X	X	X				Μ	X								2007-06-12
F	PLASMA	<u>BSD</u>	yes	X	X	X	X		X			X								2015-04-27
I	<u>ejtrix</u>	by-nc-sa	yes	X				X	X			X				Р	Р			2013-10-01
S	ScaLAPACK	<u>BSD</u>	yes	X	X	X	X				M/P	X								2012-05-01
1	<u>Frilinos/Pliris</u>	<u>BSD</u>	yes	X	X		X	X			Μ	X								2015-05-07
Ŋ	ViennaCL	MIT	<u>yes</u>	x				x	x	C/O/X		x				x	x	x	x	2014-12-11

http://www.netlib.org/utk/people/JackDongarra/la-sw.html

LINPACK, EISPACK, LAPACK, ScaLAPACK
 > PLASMA, MAGMA
 <sup>3</sup>


8/7/17



- We are interested in developing Dense Linear Algebra Solvers
- Retool LAPACK and ScaLAPACK for multicore and hybrid architectures



### 40 Years Evolving SW and Alg Tracking Hardware Developments



J. H. Wilkinson C. Reinsch Linear Algebra

# What do you mean by performance?


- What is a xflop/s?
  - > xflop/s is a rate of execution, some number of floating point operations per second.
    - > Whenever this term is used it will refer to 64 bit floating point operations and the operations will be either addition or multiplication.

> Tflop/s refers to trillions ( $10^{12}$ ) of floating point operations per second and


> Pflop/s refers to 10<sup>15</sup> floating point operations per second.

#### • What is the theoretical peak performance?

- > The theoretical peak is based not on an actual performance from a benchmark run, but on a paper computation to determine the theoretical peak rate of execution of floating point operations for the machine.
- > The theoretical peak performance is determined by counting the number of floating-point additions and multiplications (in full precision) that can be completed during a period of time, usually the cycle time of the machine.
- For example, an Intel Skylake processor at 2.1 GHz can complete 32 floating point operations per cycle per core or a theoretical peak performance of 67.2 GFlop/s per core or 1.51 Tflop/s for the socket of 24 cores.




#### **CPU Access Latencies in Clock Cycles**



## Memory transfer


• One level of memory model on my laptop:



The model IS simplified (see next slide) but it provides an upper bound on performance as well. I.e., we will never go faster than what the model predicts. (And, of course, we can go slower ... )

8/7/17

## FMA: fused multiply-add



Note: It is reasonable to expect the one loop codes shown here to perform as well as their Level 1 BLAS counterpart (on multicore with an OpenMP pragma for example).

The true gain these days with using the BLAS is (1) Level 3 BLAS, and (2) portability.

Take two double precision vectors x and y of size
 n=375,000.



- Data size:
  - (375,000 double) \* (8 Bytes / double) = 3 MBytes per vector

(Two vectors fit in cache (6 MBytes). OK.)

- Time to move the vectors from memory to cache:
   (6 MBytes) / (25.6 GBytes/sec) = 0.23 ms
- Time to perform computation of DOT:
   (2n flops) / (56 Gflop/sec) = 0.013 ms

#### **Vector Operations**


#### total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.01ms ) = 0.23ms

Performance = (2 x 375,000 flops)/.23ms = 3.2 Gflop/s

#### Performance for DOT ≤ 3.2 Gflop/s Peak is 56 Gflop/s

We say that the operation is communication bounded. No reuse of data.

## Level 1, 2 and 3 BLAS



- Double precision matrix A and vectors x and y of size n=860.
   GEMV: 
   <sup>α</sup>
   <sup>α</sup>
   <sup>α</sup>
   <sup>α</sup>
   <sup>φ</sup>
   <sup>φ</sup>
- Data size:

   (860<sup>2</sup> + 2\*860 double) \* (8 Bytes / double) ~ 6 MBytes

Matrix and two vectors fit in cache (6 MBytes).

- Time to move the data from memory to cache:
   ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation of GEMV:
   (2n<sup>2</sup> flops) / (56 Gflop/sec) = 0.026 ms

#### Matrix - Vector Operations

#### total\_time $\geq$ max ( time\_comm , time\_comp ) = max ( 0.23ms , 0.026ms ) = 0.23ms

Performance = (2 x 860<sup>2</sup> flops)/.23ms = 6.4 Gflop/s


#### **Performance for GEMV ≤ 6.4 Gflop/s**

Performance for DOT ≤ 3.2 Gflop/s

Peak is 56 Gflop/s

We say that the operation is communication bounded. Very little reuse of data.

- Take two double precision vectors x and y of size n=500.
- Data size:



 – ( 500<sup>2</sup> double ) \* ( 8 Bytes / double ) = 2 MBytes per matrix

(Three matrices fit in cache (6 MBytes). OK.)


- Time to move the matrices in cache:
  - ( 6 MBytes ) / ( 25.6 GBytes/sec ) = 0.23 ms
- Time to perform computation in GEMM:
   (2n<sup>3</sup> flops) / (56 Gflop/sec) = 4.5 ms


#### Matrix Matrix Operations

If we assume total\_time ≈ time\_comm +time\_comp, we get Performance for GEMM ≈ 55.5 Gflop/sec

Performance for DOT ≤ 3.2 Gflop/s Performance for GEMV ≤ 6.4 Gflop/s

(Out of 56 Gflop/sec possible, so that would be 99% peak performance efficiency.)






1 core Intel Haswell i7-4850HQ, 2.3 GHz, Memory: DDR3L-1600MHz 6 MB shared L3 cache, and each core has a private 256 KB L2 and 64 KB L1. The theoretical peak per core double precision is 56 Gflop/s per core. Compiled with gcc and using Veclib

#### Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?


#### Issues

- Reuse based on matrices that fit into cache.
- What if you have matrices bigger than cache?
- Break matrices into blocks or tiles that will fit.



8/7/17


#### LU Factorization in LINPACK (1970's)




- Factor one column at a time
  - i\_amax and \_scal
- Update each column of trailing matrix, one column at a time vectorized or
  - \_ахру
- Level 1 BLAS

21

- Bulk synchronous
  - Single main thread
  - Parallel work in BLAS
- "Fork-and-join" model




# The Standard LU Factorization LAPACK 1980's HPC of the Day: Cache Based SMP




- Factor panel of *n*<sup>b</sup> columns
  - getf2, unblocked BLAS-2 code
- Level 3 BLAS update block-row of U
  - trsm
- Level 3 BLAS update trailing matrix
  - gemm
  - Aimed at machines with cache hierarchy
- Bulk synchronous

22



#### • Most flops in gemm update

- 2/3 n<sup>3</sup> term
- Easily parallelized using multi-threaded BLAS
- Done in any reasonable software
- Other operations lower order
  - · Potentially expensive if not parallelized



# Last Generations of DLA Software

Software/Algo	orithms follow hardware e	evolution in time
LINPACK (70's) (Vector operations)		Rely on - Level-1 BLAS operations
LAPACK (80's) (Blocking, cache friendly)		Rely on - Level-3 BLAS operations
ScaLAPACK (90's) (Distributed Memory)		Rely on - PBLAS Mess Passing
	2D Block Cyclic Lavout	

2D E	Block	Cvcl	ic L	avoi	ıt
	JICCK	Cyci	IC L	_ayou	

		Ma	trix p	point	of vi	ew						Proc	ess	or	poi	int o	f١	/iew		
									ÌĒ	[						_		_	_	_
0	2	4	0	2	4	0	2	4		0	0	0		2	2	2		4	4	4
1	3	5	1	3	5	1	3	5		0	0	0		2	2	2		4	4	4
0	2	4	0	2	4	0	2	4		0	0	0	ШH	2	2	2		4	4	4
1	3	5	1	3	5	1	3	5		0	0	0	ШH	2	2	2		4	4	4
0	2	4	0	2	4	0	2	4		0	0	0	l	2	2	2		4	4	4
H	⊢	H	H	님	H	H	-	님						_	_			_		
1	3	5	1	3	5	1	3	5		1	1	1		3	3	3		5	5	5
0	2	4	0	2	4	0	2	4		1	1	1		3	3	3		5	5	5
1	3	5	1	3	5	1	3	5		1	1	1		3	3	3		5	5	5
0	2	4	0	2	4	0	2	4		1	1	1	l	3	3	3		5	5	5

8/7/17

## ScaLAPACK

#### Scalable Linear Algebra PACKage



- Distributed memory
- Message Passing
  - Clusters of SMPs
  - Supercomputers
- Dense linear algebra
- Modules
  - PBLAS: Parallel BLAS


– BLACS: Basic Linear Algebra Communication Subprograms

Advanc


# PBLAS


- Similar to BLAS in functionality and naming
- Built on BLAS and BLACS
- Provide global view of matrix
- LAPACK: dge (m, n, A(ia, ja), lda, ...) – Submatrix offsets implicit in pointer
  ScaLAPACK: pdge (m, n, A, ia, ja, descA, ... – Pass submatrix offsets and matrix descriptor


#### ScaLAPACK structure





#### ScaLAPACK routine, solve AX = B













## Parallelism in ScaLAPACK

- Similar to LAPACK
- Bulk-synchronous
- Most flops in gemm update
  - -2/3 n<sup>3</sup> term
  - Can use sequential BLAS, p x q = # cores = # MPI processes, num\_threads = 1
  - Or multi-threaded BLAS,
    - p x q = # nodes = # MPI processes, num\_threads = # cores/node



# Synchronization (in LAPACK)






### Dataflow Based Design

- Objectives
  - High utilization of each core
  - Scaling to large number of cores
  - Synchronization reducing algorithms
- Methodology


Cores


- Dynamic DAG scheduling
- Explicit parallelism
- Implicit communication
- Fine granularity / block data layout
- Arbitrary DAG with dynamic scheduling




Time

35














max: 822.82






PLASMA squeezes out idle time









- Added with OpenMP 3.0 (2009)
- Allows parallelization of irregular problems
- OpenMP 4.0 (2013) Tasks can have
  - dependencies
  - DAGs



## Tiled Cholesky Decomposition









- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks






- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks





- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks





- DAGs get very big, very fast
  - So windows of active tasks are used; this means no global critical path
  - Matrix of NBxNB tiles; NB<sup>3</sup> operation
    - NB=100 gives 1 million tasks




### Algorithms


Cholesky

#### PLASMA\_[scdz]potrf[\_Tile][\_Async]()

- <u>Algorithm</u>
  - equivalent to LAPACK




- <u>Numerics</u>
  - same as LAPACK
- <u>Performance</u>
  - comparable to vendor on few cores
  - much better than vendor on many cores



8/7/17




### PLASMA – Inverse of the Variance-Covariance Matrix



sync: 770 Gflop/s



### PLASMA – Inverse of the Variance-Covariance Matrix



## **Emerging software solutions**


#### • PLASMA

52

- Tile layout & algorithms
- Dynamic scheduling OpenMP 4

#### • MAGMA

- Hybrid multicore + accelerator (GPU, Xeon Phi)
- Block algorithms (LAPACK style)
- Standard layout/Static scheduling



## API for Batching BLAS Operations

- We are proposing, as a community standard, an API for Batched Basic Linear Algebra Operations
- The focus is on multiple independent BLAS operations
  - Think "small" matrices (n<500) that are operated on in a single routine.
- Goal to be more efficient and portable for multi/manycore & accelerator systems.
- We can show 2x speedup and 3x better energy efficiency.


53 / 57



### Level 1, 2 and 3 BLAS



#### 68 cores Intel Xeon Phi KNL, 1.3 GHz, Peak DP = 2662 Gflop/s







## Machine Learning

#### Need of Batched and/or Tensor contraction routines in machine learning -


e.g., Convolutional Neural Networks (CNNs) used in computer vision Key computation is convolution of Filter Fi (feature detector) and input image D (data):





#### Need of Batched routines for Numerical LA

[ e.g., sparse direct multifrontal methods, preconditioners for sparse iterative methods, tiled algorithms in dense linear algebra, etc.; ] [ collaboration with Tim Davis at al., Texas A&M University]




### **MAGMA Batched Computations CPU**

#### 1. Non-batched computation

loop over the matrices one by one and compute either:

- One call for each matrix.
- Sequentially wasting all the other cores, and attaining very poor performance
- Or using multithread (note that for small matrices there is not enough work for all cores so expect low efficiency as well as threads contention can affect the performance)




### **MAGMA Batched Computations CPU**


#### 2. Batched computation

loop over the matrices and assign a matrix to each core working on it sequentially and independently

• Since matrices are very small, all the n\_cores matrices will fit into L2 cache thus we do not increase L2 cache misses while performing in parallel n\_cores computations reaching the best of each core









- Mixed precision, use the lowest precision required to achieve a given accuracy outcome
  - Improves runtime, reduce power consumption, lower data movement
  - Reformulate to find correction to solution, rather than solution; Δx rather than x.

60

$$x_{i+1} = x_i - \frac{f(x_i)}{f'(x_i)}$$
$$x_{i+1} - x_i = -\frac{f(x_i)}{f'(x_i)}$$

Idea Goes Something Like This...

- Exploit 32 bit floating point as much as possible.
  - Especially for the bulk of the computation
- Correct or update the solution with selective use of 64 bit floating point to provide a refined results
- Intuitively:
  - Compute a 32 bit result,
  - Calculate a correction to 32 bit result using selected higher precision and,
  - Perform the update of the 32 bit results with the correction using high precision.



•

## **Mixed-Precision Iterative Refinement**

)	Iterative refinement for dense systems, way.	Ax = b, can work this	
	L U = Iu(A)	<b>O</b> (n <sup>3</sup> )	
	x = L (U b)	<b>O</b> ( <i>n</i> <sup>2</sup> )	
	r = b - Ax	<b>O</b> ( <i>n</i> <sup>2</sup> )	
	WHILE    r    not small enough		
	$z = L \setminus (U \setminus r)$	<b>O</b> ( <i>n</i> <sup>2</sup> )	
	x = x + z	<b>O</b> ( <i>n</i> <sup>1</sup> )	
	r = b - Ax	<b>O</b> ( <i>n</i> <sup>2</sup> )	
	END		

• Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.




## **Mixed-Precision Iterative Refinement**

Iterative refinement for dense systems, Ax = b, can work this way.

L U = Iu(A)	SINGLE	<b>O(n</b> <sup>3</sup> )
x = L\(U\b)	SINGLE	<b>O</b> (n <sup>2</sup> )
r = b - Ax	DOUBLE	<b>O</b> (n <sup>2</sup> )
WHILE    r    not small enough		
z = L\(U\r)	SINGLE	<b>O</b> (n <sup>2</sup> )
$\mathbf{x} = \mathbf{x} + \mathbf{z}$	DOUBLE	<b>O</b> (n <sup>1</sup> )
r = b - Ax	DOUBLE	<b>O</b> (n <sup>2</sup> )
END		


- Wilkinson, Moler, Stewart, & Higham provide error bound for SP fl pt results when using DP fl pt.
- It can be shown that using this approach we can compute the solution to 64-bit floating point precision.
  - Requires extra storage, total is 1.5 times normal;
  - O(n<sup>3</sup>) work is done in lower precision
  - O(n<sup>2</sup>) work is done in high precision
  - Problems if the matrix is ill-conditioned in sp; O(10<sup>8</sup>)




#### Iterative refinement to solve Ax=b getting a solution in double precision arithmetic




#### Iterative refinement to solve Ax=b getting a solution in double precision arithmetic




#### Iterative refinement to solve Ax=b getting a solution in double precision arithmetic






Iterative refinement to solve Ax=b getting a solution in double precision arithmetic




Iterative refinement to solve Ax=b getting a solution in double precision arithmetic

Iterative refinement to solve Ax=b getting a solution in double precision arithmetic



## EEE 754 Half Precision (16-bit) Floating Pt Stand



	AMD Rad	AMD Radeon Instinct	
	Instinct MI6	Instinct MI8	Instinct MI25
Memory Type	16GB GDDR5	4GB HBM	"High Bandwidth Cache and Controller"
Memory Bandwidth	224GB/sec	512GB/sec	?
Single Precision (FP32)	5.7 TELOPS	8.2 TELOPS	12.5 TFLOPS
Half Precision (FP16)	5.7 TFLOPS	8.2 TFLOPS	25 TFLOPS
TDP	<150W	<175W	<30011
Cooling	Passive	Passive (SFF)	Passive
GPU	Polaris 10	Fiji	Vega
Manufacturing Process	GloFo 14nm	TSMC 28nm	?

Tesla Product	Tesla K40	Tesla M40	Tesla P100	Tesla V100
GPU	GK110 (Kepler)	GM200 (Maxwell)	GP100 (Pascal)	GV100 (Volta)
SMs	15	24	56	80
TPCs	15	24	28	40
FP32 Cores / SM	192	128	64	64
FP32 Cores / GPU	2880	3072	3584	5120
FP64 Cores / SM	64	4	32	32
FP64 Cores / GPU	960	96	1792	2560
Tensor Cores / SM	NA	NA	NA	8
Tensor Cores / GPU	NA	NA	NA	640
GPU Boost Clock	810/875 MHz	1114 MHz	1480 MHz	1455 MHz
Peak FP32 TFLOP/s*	5.04	6.8	10.6	15
Peak ED64 TELOD/St	1.68	2.1	5.3	7.5
Peak Tensor Core TFLOP/s <sup>*</sup>	NA	NA	NA	120



## Critical Issues at Peta & Exascale for Algorithm and Software Design

- Synchronization-reducing algorithms
  - Break Fork-Join model
- Communication-reducing algorithms
  - Use methods which have lower bound on communication
- Mixed precision methods
  - 2x speed of ops and 2x speed for data movement
  - Now we have 16 bit floating point as well
- Autotuning
  - Today's machines are too complicated, build "smarts" into software to adapt to the hardware
- Fault resilient algorithms
  - Implement algorithms that can recover from failures/bit flips
- Reproducibility of results
  - Today we can't guarantee this. We understand the issues, but some of our "colleagues" have a hard time with this.



## Collaborators / Software / Support

- PLASMA <u>http://icl.cs.utk.edu/plasma/</u>
- MAGMA <u>http://icl.cs.utk.edu/magma/</u>
- Quark (RT for Shared Memory)
- http://icl.cs.utk.edu/quark/
- PaRSEC(Parallel Runtime Scheduling and Execution Control)
- http://icl.cs.utk.edu/parsec/



Collaborating partners University of Tennessee, Knoxville University of California, Berkeley University of Colorado, Denver

