

# Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED “AS IS”. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit [www.intel.com/benchmarks](http://www.intel.com/benchmarks).

Copyright © 2020, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

## Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



Software

# CPU & GPU Performance analysis Vtune & Advisor

Paulius Velesko

[paulius.velesko@intel.com](mailto:paulius.velesko@intel.com)

Application Engineer

# Intel® Software Development Tools for Tuning

- Compiler Optimization Reports - Key to identify issues preventing automated optimization
- Intel® VTune™ Application Performance Snapshot - Overall performance
- **Intel® Advisor** - *Core and socket performance (vectorization and threading)*
- **Intel® VTune™ Profiler** - Node level performance (memory and more)
- Intel® Trace Analyzer and Collector - Cluster level performance (network)

# Get the tools

Intel profiling tools are now FREE

Current Parallel Studio Tools:

<https://software.intel.com/en-us/vtune/choose-download>

<https://software.intel.com/en-us/advisor/choose-download>

Next-Gen OneAPI Tools:

<https://software.intel.com/content/www/us/en/develop/tools/oneapi.html>





# Agenda

- Vtune
  - CPU Architecture Performance Analysis
  - GPU Profiling
- Advisor
  - CPU Vectorization
  - GPU Roofline
  - Offload Advisor

Intel® Advisor


# Intel® Advisor – Vectorization Optimization

## Faster Vectorization Optimization:

- Vectorize where it will pay off most
- Quickly ID what is blocking vectorization
- Tips for effective vectorization
- Safely force compiler vectorization
- Optimize memory stride


## Roofline model analysis:

- Automatically generate roofline model
- Evaluate current performance
- Identify boundedness



Intel Advisor 2017 interface showing a table of function call sites and loops. The table includes columns for Function Call Sites and Loops, Vector Issues, Self Time, Type, FLOPS, AI, Why No Vectorization?, and Vectorized Loops. The table lists several loops and their vectorization status, with some loops being vectorized and others not.

Function Call Sites and Loops	Vector Issues	Self Time	Type	FLOPS	AI	Why No Vectorization?	Vectorized Loops
[loop in S252 at loops90.f:1172]	2 Ineffi...	3.158s	9.0%	Vectorized ...	0.1871	0.1070	1 vectori... AVX2 17%
[loop in S2101 at loops90.f:1749]	2 Ineffi...	2.875s	8.2%	Scalar	0.1361	0.0625	vectorizat...
[loop in S126 at loops90.f:447]	2 Prov...	0.997s	2.8%	Scalar	0.3971	0.1667	vector de ...
[loop in S343 at loops90.f:2300]	2 Assu...	0.875s	2.3%	Scalar			vector de ...
[loop in s141_Somp\$parallel_for...]	2 Assu...	0.824s	2.4%	Scalar	0.0611	0.0833	vector de ...
[loop in S353 at loops90.f:2381]	1 Possi...	0.719s		Vectorized (...)	2.771	0.1250	AVX2 38%
[loop in s232_Somp\$parallel_for...]	3 Prov...	0.693s		Scalar Versions	0.2881	0.2220	1 vector d...



<http://intel.ly/advisor-xe>

**Add Parallelism with Less Effort, Less Risk and More Impact**

# Typical Vectorization Optimization Workflow


There is no need to recompile or relink the application, but the use of **-g** is recommended.

1. Collect survey (overhead ~5%) **advixe-cl -c survey**
  - Basic info (static analysis) - ISA, time spent, etc.
2. Collect Tripcounts and Flops (overhead 1-10x) **advixe-cl -c tripcounts -flop**
  - Investigate application place within roofline model
  - Determine vectorization efficiency and opportunities for improvement
3. Collect dependencies (overhead 5-1000x) **advixe-cl -c dependencies**
  - Differentiate between real and assumed issues blocking vectorization
4. Collect Memory Access Patterns **advixe-cl -c map**

# Survey

## Starting point for all Advisor analyses


- Where is time being spent?
- What is vectorized?
- Issues preventing Vectorization




### Program metrics

Elapsed Time 78.39s Number of CPU Threads 1  
Vector Instruction Set AVX2, AVX, SSE2, SSE

### Performance characteristics



### Vectorization Gain/Efficiency




# Tripcounts & Flops

Can be run after Survey is complete

- Loop Tripcounts
- Flops
- Memory Traffic
- Arithmetic Intensity
- Roofline

Refinement Reports				
Compute Performance				
Function Call Sites and Loops	Self GFLOPS	Total GFLOPS	Self AI	Total AI
[loop in col_f_e_and_d_m_Sor	4.728	4.728	0.348	0.348
[loop in col_f_e_and_d_s_Somp	6.067	6.067	0.250	0.250
[loop in col_f_angle_avg_m_Sc	4.559	4.559	0.328	0.328
[loop in col_f_angle_avg_m_Sc	0.000	0	0	0
[loop in ellip_agm_v at elliptic	3.917	3.917	0.150	0.150
f PetscCheckPointer	0.000	0	0	0
[loop in col_f_e_and_d_s_Somp	0.499	5.460	0.027	0.231
f Bicub<Kokkos::Device<Kokkos	2.508	2.314	0.188	0.188
[loop in ellip_agm at elliptics.f	1.314	1.314	0.615	0.615
[loop in col_f_angle_avg_m_Sc	3.768	3.768	0.437	0.438
[loop in col_f_angle_avg_s_Sor	2.349	1.762	0.132	0.182
[loop in col_f_angle_avg_m_Sc	0.000	0	0	0



# Dependencies

Runs through your code tracking operations between memory objects

- Identifies loop carried dependencies
- Allows to safely force vectorization
  - `#pragma omp simd`
  - `#pragma ivdep`
- High overhead
  - Run on smallest possible input

The screenshot displays the Intel Advisor Beta interface for a test named 'testnopack000'. The top bar shows 'Elapsed time: 5.14s' and 'Vectorized' status. The 'FILTER' section is set to 'All Modules' and 'All Sources'. The 'Summary' tab is active, showing a table of site locations and their dependencies.

Site Location	Loop-Carried Dependencies	Strides Distribution
[loop in MPIDI_OFI_mpi_init_hook at ofi_init.c:1034]	✓ No Dependencies Found	No Information
[loop in MPIDI_OFI_mpi_init_hook at ofi_init.c:1034]	✗ RAW:1 ✗ WAW:1	No Information
[loop in _GLOBAL_sub_I_acf_platform.cpp at libaltera.so:0x1e0c...	No Information Available	0% / 100% /
[loop in M_dispatch at basic_string.h:3138]	✓ No Dependencies Found	No Strides Found

The 'Problems and Messages' section shows a list of issues:

ID	Type	Site Name	Sources
P1	Inconsistent lock use	loop_site_13	[Unknown]; ofi_init.c
P5	Parallel site information	loop_site_13	ofi_init.c
P16	Read after write dependency	loop_site_13	[Unknown]; ofi_init.c
P17	Write after write dependency	loop_site_13	[Unknown]; ofi_init.c

The 'Inconsistent lock use: Code Locations' section provides a detailed view of the lock use:

ID	Instruction Address	Description	Source
X1	0x7f10	Parallel site	libfabric.so.1.0
X2	0x1707, 0x1737	Read	ofi_init.c:1034
X3	0x1735, 0x1746, 0x1716	Write	ofi_init.c:1034
X4	0xf94	First access lock defined	ofi_init.c:1034

The right sidebar shows a 'Filter' section with 'Severity' (Error: 2 items, Information: 1 item, Warning: 1 item) and 'Type' (Inconsistent lock use: 1 item, Parallel site information: 1 item, Read after write dependency: 1 item, Write after write dependency: 1 item). The 'Source' section is also visible.

# Memory Access Patterns

Observes memory object access patterns in loops

- Classify loops based on pattern
  - Unit Stride
  - Constant Stride
  - Random Access
- Stride size for constant stride

Elapsed time: 5.14s Vectorized Not Vectorized

FILTER: All Modules All Sources

Summary Survey & Roofline Refinement Reports

Site Location	Strides Distribution	Loop-Carried Dependence
[loop in __tcf_0 at libalteracl.so:0x5f260]	0% / 100% / 0%	No Information Available
[loop in fi_ini at libfabric.so:1:0x7f10]	52% / 6% / 42%	No Information Available
[loop in getCurrentDSODir[abi:cxx11] at libsycl.so.1:0x1aec30]	33% / 13% / 53%	No Dependence
[loop in initialize at libsycl.so.1:0x143df0]	No Strides Found	No Information Available
[loop in ofi_getifaddrs at libtcp-fi.so:0xd2cf]	No Strides Found	No Information Available
[loop in queue at queue.hpp:69]	No Information Available	No Dependence

Memory Access Patterns Report Dependencies Report Recommendations

ID	Stride	Type	Source	Nested Function	Variable reference
P16	41; 49; 80...	Variable stride	libstdc++.so.6:0xf5...	sentry	block 0x24e40a0, I
P16	0; 14	Variable stride	libstdc++.so.6:0xf5...	sentry	
P86	0	Uniform stride	libsycl.so.1:0x5fb70	ignore	_GLOBAL_OFFSET_
P88	0	Uniform stride	libsycl.so.1:0x602f0	ignore	_GLOBAL_OFFSET_
P16	41; 49; 88...	Variable stride	libstdc++.so.6:0xaa...	ignore	block 0x24e40a0, I
P16	41; 49; 80...	Variable stride	libstdc++.so.6:0xaa...	ignore	block 0x24e40a0, I
P16	41; 114	Variable stride	libstdc++.so.6:0x10...	_M_extract_int<unsigne...	block 0x24e40a0, I
P87	0	Uniform stride	libsycl.so.1:0x602e0	_M_extract<unsigned lo...	_GLOBAL_OFFSET_
P5	4	Constant stride	libc.so.6:0x18a540	[Unknown]	block 0x3178cb0
P6	4	Constant stride	libc.so.6:0x18a544	[Unknown]	block 0x3178cb0




# GPU Roofline

Intel Advisor can collect GPU GFLOPs

- Report kernel arithmetic intensity
- GFLOPs
- Generate roofline

Not yet integrated into Advisor GUI

Reports saved as HTML files



# Intel® VTUNE™ Amplifier

# Intel® VTune™ Amplifier

VTune Amplifier is a full system profiler

- Accurate
- Low overhead
- Comprehensive ( microarchitecture, memory, IO, treading, ... )
- Highly customizable interface
- Direct access to source code and assembly
- User-mode driverless sampling
- Event-based sampling

Analyzing code access to shared resources is critical to achieve good performance on multicore and manycore systems

# Predefined Collections

Many available analysis types:

- uarch-exploration    General microarchitecture exploration
- hpc-performance    HPC Performance Characterization
- memory-access        Memory Access
- disk-io                Disk Input and Output
- concurrency          Concurrency
- gpu-hotspots          GPU Hotspots
- gpu-profiling        GPU In-kernel Profiling
- hotspots              Basic Hotspots
- locksandwaits        Locks and Waits
- memory-consumption   Memory Consumption
- system-overview     System Overview
- ...


Python Support  
(SW Sampling)

# Analyze Performance Over Time

Observe individual performance-affecting aspects over time

Slice and dice your data


- HW Event - Thread
- Source Line - Thread - Time Slice



# Explore HW Counter Data

Vtune uses Intel's SEP driver to read CPU HW counters

- uArch Exploration
  - Most coverage, time multiplexing
  - Classify functions/loops
    - Front-End Bound
    - Back-End Bound
    - Retiring



This diagram represents inefficiencies in CPU usage. Treat it as a pipe with an output flow equal to the "pipe efficiency" ratio: (Actual Instructions Retired)/(Maximum Possible [Instruction Retired](#)). If there are pipeline stalls decreasing the pipe efficiency, the pipe shape gets more narrow.


## Hardware Events

Hardware Event Type	Hardware Event Count
<a href="#">CPU_CLK_UNHALTED.REF_TSC</a>	65,383,500,000
<a href="#">CPU_CLK_UNHALTED.REF_XCLK</a>	429,212,876
<a href="#">CPU_CLK_UNHALTED.THREAD</a>	65,359,000,000
<a href="#">CPU_CLK_UNHALTED.THREAD_P</a>	62,466,093,699
<a href="#">CYCLE_ACTIVITY.STALLS_MEM_ANY</a>	11,194,016,791
<a href="#">EXE_ACTIVITY.1_PORTS_UTIL</a>	23,606,035,409
<a href="#">EXE_ACTIVITY.2_PORTS_UTIL</a>	18,212,027,318

# Analyze OpenMP Performance

## Analyze performance of individual OpenMP Loops

- Evaluate workload-to-thread ratio
- Overhead Analysis
  - Load imbalance
  - Thread creation
  - Reductions
  - atomics
- GFLOPs per loop/function



# GPU Offload Profiling

## Coarse-grain gpu-offload profile

- Analyze the utilization of GPU
  - Time spent on CPU vs GPU
  - Explore opportunities for asynchronous execution
  - Best for
    - Finding new offload opportunities
    - Balanced view of CPU and GPU work


## Recommendations

**GPU Utilization:28.8%**

GPU utilization is low. Switch to the [Bottom-up view](#) for in-depth analysis of host activity. Poor GPU utilization can prevent the application from offloading effectively.

**EU Array Stalled/Idle:47.4%**

GPU metrics detect some kernel issues. Use [GPU Compute/Media Hotspots \(preview\)](#) to understand how well your application runs on the specified hardware.






# GPU Execution Profiling

## Memory Hierarchy Diagram

- Feeds and speeds between all memory layers

## HW Event Counters

- EU Occupancy
- EU Stall rate
- IPC
- Mem BW
- SIMD Utilization





# Compiling Applications for Profiling

Compile DPC++ Applications with :

`-g -gline-tables-only -fdebug-info-for-profiling`

All other:

`-g`

# CLI and GUI Profiling

```
vtune -c uarch-exploration \  
-result-dir uarch_exp_01 \  
-knob \  
collect-memory-bandwidth=true \  
-trace-mpi \  
-start-paused \  
-resume-after=1.5 \  
-- binary.x arg1 arg2
```



## Microarchitecture Exploration



Analyze CPU microarchitecture bottlenecks affecting the performance of your application. This analysis type is based on the hardware event-based sampling collection. [Learn more](#)

- ✘ Cannot enable Hardware Event-based Sampling due to a problem with the driver (sep\*/sepdrv\*). Check that the driver is running and the driver group is in the current user group list. See the "Sampling Drivers" help topic for further details.
- ✘ To collect hardware events, run the product as administrator.

Retry

CPU sampling interval, ms

Extend granularity for the top-level metrics:

- ☒ Front-End Bound
- ☒ Bad Speculation
- ☒ Memory Bound

☐ ...

# OpenCL vs Level Zero

Level Zero support is still under development - for now use OpenCL

- OpenMP Target

```
export LIBOMPTARGET_PLUGIN=OPENCL
export LIBOMPTARGET_PLUGIN=LEVEL0
```

- DPC++

```
export SYCL_BE=PI_OPENCL
export SYCL_BE=PI_LEVEL0
```

Support Aspect	DPC++ application with OpenCL as back end	DPC++ application with Level Zero as back end
Operating System	Linux OS  Windows OS	Linux OS only
Data collection	VTune Profiler collects and shows GPU computing tasks and the GPU computing queue.	VTune Profiler collects and shows GPU computing tasks and the GPU computing queue.
Data display	VTune Profiler maps the collected GPU HW metrics to specific kernels and displays them on a diagram.	VTune Profiler maps the collected GPU HW metrics to specific kernels and displays them on a diagram.
Display Host side API calls	Yes	Yes
Source Assembler for computing tasks	Can drill down to Level Zero computing tasks using Source Assembler.	Unavailable

Vtune hands on

# Collect uarch-exploration

```
cd /projects/intel/pvelesko/nody-demo/ver7
```

```
vim Makefile # edit to add -dynamic
```

```
cp /soft/perftools/intel/advisor/amplxe.qsub ./
```

```
vim amplxe.qsub # edit collection to “uarch-exploration”
```

```
qsub ./advixe.qsub ./nbody.x 2000 500
```

scp result back to your local machine

VTune Amplifier@jlselgin2

File Edit View Help

Welcome New A... X

Choose Analysis Type

Analysis Target Analysis Type

Algorithm Analysis

Basic Hotspots

Advanced Hotspots

Concurrency

Locks and Waits

Memory Consumption

Compute-Intensive Application Analysis

HPC Performance Characterization

Microarchitecture Analysis

General Exploration

Memory Access

TSX Exploration

TSX Hotspots

SGX Hotspots

Platform Analysis

CPU/GPU Concurrency

System Overview

GPU Hotspots

GPU In-kernel Profiling

Disk Input and Output

Custom Analysis

HPC Performance Characterization

Analyze important aspects of your application performance, including CPU utilization with additional details on OpenMP efficiency analysis, memory usage, and FPU utilization with vectorization information. For vectorization optimization data, such as trip counts, data dependencies, and memory access patterns, try Intel Advisor. It identifies the loops that will benefit the most from refined vectorization and gives tips for improvements. The HPC Performance Characterization analysis type is best used for analyzing intensive compute applications. Learn more (F1)

⚠ Vectorization analysis is limited for this platform. Only metrics based on binary static analysis such as vector instruction set will be available.

CPU sampling interval, ms

1

Copy Command Line to Clipboard@jlselgin2

Command line:

/soft/compilers/intel/vtune\_amplifier\_2018.1.0.535340/bin64/amplxe-cl -collect hpc-performance -app-working-dir /usr/bin -- ls

Copy

Close

☐ Use -collect-with action

☒ Hide knobs with default values

Start

Start Paused

Choose Target

Command Line...



# Hotspots analysis for nbody demo (ver7: threaded)


- qsub ampxe.qsub ./your\_exe ./inputs/inp



## OpenMP Region Duration Histogram

This histogram shows the total number of region instances in your application executed with a specific duration. High number of slow instances may signal a performance bottleneck. Explore the data provided in the Bottom-up, Top-down Tree, and Timeline panes to identify code regions with the slow duration.

OpenMP Region: startSomp\$parallel64@unknown.146.182




Lots of spin time indicate issues with load balance and synchronization

Given the short OpenMP region duration it is likely we do not have sufficient work per thread

Let's look at the timeline for each thread to understand things better...

# Bottom-up Hotspots view





There is not enough work per thread in this particular example.


Double click on line to access source and assembly.


Notice the filtering options at the bottom, which allow customization of this view.


Next steps would include additional analysis to continue the optimization process.











Intel VTune Amplifier

Welcome x amplitr stress\_\_2019-04-10-20-23 x

Hotspots Hotspots by CPU Utilization

Analysis Configuration Collection Log Summary Bottom-up Caller/Callee Top-down Tree Platform aux.f90 x aux.f90 x

Grouping: Call Stack

Function Stack	CPU Time: Total	CPU Time: Self	Module	Function (Full)	Source File	Start Address
▼ Total	100.0%	0s				
▼ [Outside any loop]	99.9%	0.020s		[Outside any loop]		0
▼ [Loop at line 100 in vegas]	99.6%	0s	distress	[Loop at line 100 in vegas]	vegas.f90	0x4162c8
▼ [Loop at line 112 in vegas]	99.6%	1.531s	distress	[Loop at line 112 in vegas]	vegas.f90	0x416641
▼ [Loop at line 112 in vegas]	98.2%	13.427s	distress	[Loop at line 112 in vegas]	vegas.f90	0x4166f1
▼ [Loop at line 2499 in dxsec_q]	36.9%	15.606s	distress	[Loop at line 2499 in dxsec_q]	xsec.f90	0x49ba17
▼ [Loop at line 263 in spinoru]	24.2%	1.422s	distress	[Loop at line 263 in spinoru]	aux.f90	0x41ecd6
[Loop at line 264 in spinoru]	23.2%	32.939s	distress	[Loop at line 264 in spinoru]	aux.f90	0x41edcf
▶ [Loop at line 258 in spinoru]	1.1%	0.498s	distress	[Loop at line 258 in spinoru]	aux.f90	0x41ea94
▶ [Loop at line 260 in spinoru]	0.4%	0.324s	distress	[Loop at line 260 in spinoru]	aux.f90	0x41ec41
▶ [Loop at line 2487 in LHAPD]	0.1%	0.048s	libLHAPDF.so	[Loop at line 2487 in LHAPDF:...	stl_algo.h	0x669c9
▶ [Loop at line 1169 in LHAPD]	0.1%	0.036s	libLHAPDF.so	[Loop at line 1169 in LHAPDF:...	stl_tree.h	0x66960
▶ [Loop at line 139 in nnlobeami]	19.1%	0s	distress	[Loop at line 139 in nnlobeami]	beaminteg...	0x4310f9
▶ [Loop at line 43 in ktjet]	6.4%	2.808s	distress	[Loop at line 43 in ktjet]	analysis.f90	0x420c70
▶ [Loop at line 2750 in dxsec_q]	3.8%	4.494s	distress	[Loop at line 2750 in dxsec_q]	xsec.f90	0x49d2b2

0s 20s 40s 60s 80s 100s 120s 140s

Thread distress (TID: 55598)

CPU Utilization

Thread Running CPU Time Spin and Overhead ... CPU Sample

CPU Utilization CPU Time Spin and Overhead ...

Optimi

Copyright © \*Other nam


FILTER 100.0%

Any Process Any Thread Any Module Any Utilizati

User functions + 1 Show inline functi Loops only


INTEL VTUNE AMPLIFIER 2019





Grouping: Function / Call Stack

Function / Call Stack	CPU Time ▼	CPI Rate	Front-End Bound	Bad Speculation	Back-End Bound					
					Memory Latency					Mer
					L1 Hit Rate	L2 Hit Rate	L2 Hit Bound	L2 Miss Bound	UTLB Overhead	Split Loads
bicub_interpol1_aio_vec	26.8%	1.092	15.2%	2.3%	97.9%	100.0%	12.2%	0.0%	0.1%	0.0%
bicub_interpol2_aio_vec	11.1%	1.488	36.4%	0.9%	97.8%	100.0%	7.2%	0.0%	0.3%	0.0%
efield_gk_elec2_vec	10.9%	1.850	29.2%	1.0%	85.2%	100.0%	31.0%	0.0%	2.7%	0.0%
derivs_elec_vec	8.7%	2.241	57.9%	0.2%	86.2%	100.0%	28.7%	0.0%	0.3%	0.0%
field_following_pos2_vec	5.7%	0.969	43.6%	1.8%	94.3%	100.0%	33.3%	0.0%	0.2%	0.0%
i_interpol_ider0_aio_vec	5.3%	1.896	12.0%	0.0%	89.5%	100.0%	11.8%	0.0%	0.5%	0.0%
field_vec	4.8%	2.413	57.1%	0.0%	89.9%	100.0%	23.6%	0.0%	0.0%	0.0%
derivs_single_with_e_ele	3.0%	1.734	55.5%	0.0%	88.5%	100.0%	34.4%	0.0%	0.8%	0.0%
fld_vec_modulefield_follo	3.0%	1.189	34.9%	6.7%	74.0%	100.0%	73.0%	0.0%	0.9%	0.0%
bvec_interpol_vec	2.9%	1.131	38.8%	0.0%	91.2%	100.0%	36.2%	0.0%	0.0%	0.0%
pushe_single_vec	2.3%	1.943	43.9%	1.5%	71.3%	100.0%	54.7%	0.0%	1.1%	5.1%
i_interpol_ider0_aio_vec	1.8%	2.803	42.0%	0.1%	90.6%	0.0%	0.0%	0.0%	1.4%	0.0%




- ☒ Thread ▼
- ☒ Running
- ☒ CPU Time
- ☒ CPU Time
- ☒ CPU Time

# Viewing the result

- Text file reports:
  - `amplxe-cl -help report` How do I create a text report?
  - `amplxe-cl -help report hotspots` What can I change
  - `amplxe-cl -R hotspots -r ./res_dir -column=?` Which columns are available?
  - Ex: Report top 5% of loops, Total time and L2 Cache hit rates
    - `amplxe-cl -R hotspots -loops-only`
    - `-limit=5 -column="L2_CACHE_HIT, Time Self (%)"`
- Vtune GUI
  - `unset LD_PRELOAD; amplxe-gui`

# Using Vtune to ch

 **General Exploration** Microarchitecture

Analysis Configuration Collection Log Summa

Grouping: Function / Call Stack

Function / Call Stack

► GSimulation::start

apic\_timer\_interrupt

► native\_write\_msr\_safe

Grouping: Function / Call Stack

Function / Call Stack

► GSimulation::start

► apic\_next\_deadline

## Optimization Notice

Copyright © 2020, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.

```
amplxe: Using report path 'j:\gfs\j\se-fs0\users\pvelsko\nbody-demo\ver5\amplxe_knl_nodiv_60k'
amplxe: Executing actions 75 % Generating a report
Clockticks: 405,093,000,000
Instructions Retired: 342,199,000,000
CPI Rate: 1.184
MUX Reliability: 0.992
Front-End Bound: 1.5% of Pipeline Slots
ITLB Overhead: 0.0% of Clockticks
BACLEARS: 0.1% of Clockticks
MS Entry: 0.0% of Clockticks
ICache Line Fetch: 1.0% of Clockticks
Bad Speculation: 0.2% of Pipeline Slots
Branch Mispredict: 0.2% of Clockticks
SMC Machine Clear: 0.0% of Clockticks
MO Machine Clear Overhead: 0.0% of Clockticks
Back-End Bound: 56.2% of Pipeline Slots
| A significant proportion of pipeline slots are remaining empty. When
| operations take too long in the back-end, they introduce bubbles in the
| pipeline that ultimately cause fewer pipeline slots containing useful
| work to be retired per cycle than the machine is capable of supporting.
| This opportunity cost results in slower execution. Long-latency
| operations like divide and memory operations can cause this, as can too
| many operations being directed to a single execution port (for example,
| more multiply operations arriving in the back-end per cycle than the
| execution unit can support).
Memory Latency
L1 Hit Rate: 60.2%
| The L1 cache is the first, and shortest-latency, level in the
| memory hierarchy. This metric provides the ratio of demand load
| requests that hit the L1 cache to the total number of demand load
| requests.
L2 Hit Rate: 98.8%
L2 Hit Bound: 100.0% of Clockticks
Issue: A significant portion of cycles is being spent on data
| fetches that miss the L1 but hit the L2. This metric includes
| coherence penalties for shared data.
Tips:
1. If contested accesses or data sharing are indicated as likely
| issues, address them first. Otherwise, consider the performance
| tuning applicable to an L2-missing workload: reduce the data
| working set size, improve data access locality, consider blocking
| or partitioning your working set so that it fits into the L1, or
| better exploit hardware prefetchers.
2. Consider using software prefetchers, but note that they can
| interfere with normal loads, potentially increasing latency, as
| well as increase pressure on the memory system.
L2 Miss Bound: 36.2% of Clockticks
Issue: A high number of CPU cycles is being spent waiting for L2
| load misses to be serviced.
Tips:
1. Reduce the data working set size, improve data access
| locality, blocking and consuming data in chunks that fit into the
| L2, or better exploit hardware prefetchers.
2. Consider using software prefetchers but note that they can
| increase latency by interfering with normal loads, as well as
| increase pressure on the memory system.
UTLB Overhead: 4.0% of Clockticks
SIMD Compute-to-L1 Access Ratio: 1.490
SIMD Compute-to-L2 Access Ratio: 4.003
| This metric provides the ratio of SIMD compute instructions to
| the total number of memory loads that hit the L2 cache. On this
| platform, it is important that this ratio is large to ensure
| efficient usage of compute resources.
Contested Accesses (Intra-Tile): 0.0%
Page Walk: 4.9% of Clockticks
Memory Reissues
Split Loads: 0.0%
Split Stores: 0.0%
Loads Blocked by Store Forwarding: 0.0%
Retiring: 42.1% of Pipeline Slots
VPU Utilization: 99.9% of Clockticks
Divide: 0.0% of Clockticks
MS Assists: 0.1% of Clockticks
FP Assists: 0.0% of Clockticks
Total Thread Count: 1
```

Bad Speculation	Back-End Bound	Retiring
0.1%	41.3%	58.6%
0.0%	46.7%	0.0%
0.0%	60.0%	0.0%

Memory Latency		
L2 Hit Bound	L2 Miss Bound	UTLB Overhead
0.9%	0.0%	0.0%
0.0%	0.0%	0.0%

# Microarchitecture Exploration - Caches

S	2k	2.5k	30k	35k	50k	60k
L1 Hit %	100%	63.9%	62.4%	48.5%	57.5%	60.2%
L2 Hit %	0%	100%	100%	100%	99.2%	98.8%
L2 Hit Bound %	0%	100%	100%	100%	100%	100%
L2 Miss Bound %	0%	0%	0%	0%	28.6%	36.2%



# Profiling PYThon & ML applications

# Python

Profiling Python is straightforward in VTune™ Amplifier, as long as one does the following:


- The “application” should be the full path to the python interpreter used
- The python code should be passed as “arguments” to the “application”

In Theta this would look like this:

```
aprun -n 1 -N 1 amplxe-cl -c hotspots -r res_dir \  
-- /usr/bin/python3 mycode.py myarguments
```

# Simple Python Example on Theta

```
aprun -n 1 -N 1 amplxe-cl -c hotspots -r vt_pytest \  
-- /usr/bin/python ./cov.py naive 100 1000
```



Naïve implementation of the calculation of a covariance matrix



Summary shows:

- Single thread execution
- Top function is “naive”

Click on top function to go to Bottom-up view



# Bottom-up View and Source Code



Inefficient array multiplication found quickly  
We could use numpy to improve on this

Note that for mixed Python/C code a Top-Down view can often be helpful to drill down into the C kernels

# Intel® VtunE™ Application Performance Snapshot

Performance overview at you fingertips

# VTune™ Amplifier's Application Performance Snapshot

## High-level overview of application performance

- Identify primary optimization areas
- Recommend next steps in analysis
- Extremely easy to use
- Informative, actionable data in clean HTML report
- Detailed reports available via command line
- Low overhead, high scalability

# Usage on Theta

Launch all profiling jobs from **/projects** rather than **/home**

No module available, so setup the environment manually:

```
$ module load vtune
```

```
$ export PMI_NO_FORK=1
```


Launch your job in interactive or batch mode:

```
$ aprun -N <ppn> -n <totRanks> [affinity opts] aps ./exe
```

Produce text and html reports:

```
$ aprun -report ./aps_result_ ....
```

# APS HTML Report



# Common issues

# Fixes

No call stack information - check that finalization

Incompatible database scheme - make sure the same version of vtune

Vtune sampling driver.. using perf - use latest vtune/ driver needs a rebuild

Tips and tricks



# Speeding up finalization

## Advisor

add `--no-auto-finalize`` to the aprun

followed by `advixe-cl R survey ...`` without aprun will cause to finalize on the momnode rather than KNL.

You can also finalize on thetalogin:

```
cd your_src_dir;
```

```
export SRCDIR=`pwd | xargs realpath`
```

```
advixe-cl -R survey --search-dir src:=${SRCDIR}  
..
```

## Vtune

add `--finalization-mode=none`` to aprun

followed by `amplxe-cl -R hotspots ...`` without aprun will cause to finalize on momnode rather than KNL

You can also finalize on thetalogin:

```
cd your_src_dir;
```

```
export SRCDIR=`pwd | xargs realpath`
```

```
amplxe-cl -R hotspots --search-dir src:=${SRCDIR}  
..
```

# Managing overheads

Advisor Dependencies and MAP analyses can have huge overheads

If able, run on reduced problem size. Advisor just needs to figure out the execution flow.

Only analyze loops/functions of interest:

<https://software.intel.com/en-us/advisor-user-guide-mark-up-loops>

Advisor hands on

# Collect survey and tripcounts

```
cd /projects/intel/pvelesko/nody-demo/ver0
```

```
make
```

```
cp /soft/perftools/intel/advisor/advixe.qsub ./
```

```
qsub ./advixe.qsub ./nbody.x 2000 500
```

scp result back to your local machine

Text report can also be useful:

```
advixe-cl -R survey
```

# View Result

X-forwarding is not recommended.

Tar the result along with sources (if you want to be able to view them)


*or*

Generate a snapshot:

```
$ advixe-cl --snapshot --pack --cache-sources --cache-binaries
```

then scp to your local machine

# Summary Report




Summary provides overall performance characteristics

Top time consuming loops are listed individually

Vectorization efficiency is based on used ISA (in this case SSE2/SSE)

Note the warning regarding a higher ISA (in this case -xMIC-AVX512)

# Survey Report (Code Analytics Tab)



Analytics tab contains a wealth of information

- Instruction set
- Instruction mix
- Traits (sqrt, type conversions, unpacks)
- Vector efficiency
- Floating point statistics

And explanations on how they are measured or calculated - expand the box or hover over the question marks.

# Survey Report (Source Tab)

Elapsed time: 91.40s | Vectorized | Not Vectorized | FILTER: All Modules | All Sources | Loops And Functions | All Threads | OFF | Smart Mode

Summary | Survey & Refinement Reports

**Higher instruction set architecture (ISA) available**  
Consider recompiling your application using a higher ISA.

Function Call Sites and Loops	Performance Issues	Self Time	Total Time	Type	Why No Vectorization?	Vectorized Loops				FLOPS
						Vector...	Efficiency	Gain E...	VL (Ve...	Self GFLOPS
[loop in GSimulation::start at GSimulation.cpp:138]	1 Data type con...	90.600s	90.600s	Vectorized (Body)		SSE2	91%	1.82x	2	0.993
[loop in GSimulation::start at GSimulation.cpp:136]		0.020s	90.620s	Scalar	inner loop was already v...					0.150
f_start		0.000s	90.620s	Function						
f_main		0.000s	90.620s	Function						
f_GSimulation::start		0.000s	90.620s	Function						

Source | Top Down | Code Analytics | Assembly | Recommendations | Why No Vectorization?

File: cache\_76525f07bef212a1fcb8f6b3b3ab2632\_GSimulation.cpp:138 GSimulation::start

Line	Source	Total Time	%	Loop/Function Time	%	Traits
133	for (int i = 0; i < n; i++)					
134	{					
135	ts0 += time.start();					
136	for (i = 0; i < n; i++) // update acceleration					
137	{					
138	for (j = 0; j < n; j++)	1.020s		90.600s		
	[loop in GSimulation::start at GSimulation.cpp:138]					
	Vectorized SSE; SSE2 loop processes Float32; Float64; Int64 data type(s) and includes Square Roots; Type Convers...					
	No loop transformations applied					
	[loop in GSimulation::start at GSimulation.cpp:138]					
	Scalar remainder loop [not executed]					
	No loop transformations applied					
	Selected (Total Time):	1.020s				


Notice the following:

- Higher ISA available
- Type conversion
- Use of square root

All of these elements may affect performance



# Cache-Aware Roofline Model (CARM) Analysis



## Optimization Notice

Copyright © 2020, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.




# Follow recommendations and re-test

In this new version (ver2 in github sample) we introduce the following changes:

- Consistently use float types to avoid type conversions in GSimulation.cpp
- Recompile to target Intel® Xeon Phi 7230 with -xMIC-AVX512

Note changes in survey report:

- Reduced vectorization efficiency (harder with 512 bits)
- Type conversions gone
- Gathers/Blends point to memory issues and vector inefficiencies




# Vectorization: gather/scatter operation

The compiler might generate gather/scatter instructions for loops automatically vectorized where memory locations are not contiguous

```
struct Particle
{
    public:
        ...
        real_type pos[3];
        real_type vel[3];
        real_type acc[3];
        real_type mass;
};
```

```
struct ParticleSoA
{
    public:
        ...
        real_type *pos_x,*pos_y,*pos_z;
        real_type *vel_x,*vel_y,*vel_z;
        real_type *acc_x,*acc_y,*acc_z;
        real_type *mass;
};
```



# Memory access pattern analysis

How should I access data ?

Unit stride access are faster

```
for (i=0; i<N; i++)  
    A[i] = B[i]*d
```

Constant stride are more complex

```
for (i=0; i<N; i+=2)  
    A[i] = B[i]*d
```

Non predictable access are usually bad


```
for (i=0; i<N; i++)  
    A[i] = B[C[i]]*d
```



For B, 1 cache line load computes 4 DP



For B, 2 cache line loads compute 4 DP with reconstructions



For B, 4 cache line loads compute 4 DP with reconstructions, prefetching might not work


# Follow recommendations and re-test

In this new version (ver3 in github sample) we introduce the following change:

- Change particle data structures from AOS to SOA

Note changes in report:

- Performance is lower
- Main loop is no longer vectorized
- Assumed vector dependence prevents automatic vectorization



Next step is clear: perform a **Dependencies analysis**

# Suggested solutions

Memory Access Patterns Report

Dependencies Report

💡 Recommendations

All Advisor-detectable issues: [C++](#) | [Fortran](#)

## Recommendation: Resolve dependency

The Dependencies analysis shows there is a real (proven) dependency in the loop. To fix: Do one of the following:

- If there is an anti-dependency, enable vectorization using the directive `#pragma omp simd safelen(length)`, where `length` is smaller than the distance between dependent iterations in anti-dependency. For example:

```
#pragma omp simd safelen(4)
for (i = 0; i < n - 4; i += 4)
{
    a[i + 4] = a[i] * c;
}
```

- If there is a reduction pattern dependency in the loop, enable vectorization using the directive `#pragma omp simd reduction(operator:list)`. For example:

```
#pragma omp simd reduction(+:sumx)
for (k = 0; k < size2; k++)
{
    sumx += x[k]*b[k];
}
```

### ISSUE: PROVEN (REAL) DEPENDENCY PRESENT

The compiler assumed there is an anti-dependency (Write after read - WAR) or true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.



[Resolve dependency](#)

# Analyze Result - advixe\_ver4

Vectorization time back to normal

Reduced execution time

# Advisor Roofline – How much further can we go?

```
for (i = 0; i < n; i++)// update acceleration
{
#ifdef ASALIGN
    assume_aligned(particles->pos_x, alignment);
    assume_aligned(particles->pos_y, alignment);
    assume_aligned(particles->pos_z, alignment);
    assume_aligned(particles->acc_x, alignment);
    assume_aligned(particles->acc_y, alignment);
    assume_aligned(particles->acc_z, alignment);
    assume_aligned(particles->mass, alignment);
#endif
    real_type ax_i = particles->acc_x[i];
    real_type ay_i = particles->acc_y[i];
    real_type az_i = particles->acc_z[i];
#pragma omp simd simdlen(16) reduction(+:ax_i, ay_i, az_i)
    for (j = 0; j < n; j++)
    {
        real_type dx, dy, dz;
        real_type distanceSqr = 0.0f;
        real_type distanceInv = 0.0f;

        dx = particles->pos_x[j] - particles->pos_x[i]; //1flop
        dy = particles->pos_y[j] - particles->pos_y[i]; //1flop
        dz = particles->pos_z[j] - particles->pos_z[i]; //1flop


        distanceSqr = dx*dx + dy*dy + dz*dz + softeningSquared; //6flops
        distanceInv = 1.0f / sqrtf(distanceSqr); //1div+1sqrt

        ax_i += dx * G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
        ay_i += dy * G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
        az_i += dz * G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
    }
    particles->acc_x[i] = ax_i;
    particles->acc_y[i] = ay_i;
    particles->acc_z[i] = az_i;
}
```

$$\text{FMA Ratio} = \frac{3}{29} = 10\%$$


Peak = SP Vector ADD \* (1+ FMA Ratio)

Peak = 40 \* (1 + 0.1) = 44 GFLOPS






# Vectorization Efficiency?



# Complex Operations?



## Optimization Notice

Copyright © 2020, Intel Corporation. All rights reserved.  
\*Other names and brands may be claimed as the property of others.



# Memory Performance

```
for (i = 0; i < n; i++) // update acceleration
{
#ifdef ASALIGN
    __assume_aligned(particles->pos_x, alignment);
    __assume_aligned(particles->pos_y, alignment);
    __assume_aligned(particles->pos_z, alignment);
    __assume_aligned(particles->acc_x, alignment);
    __assume_aligned(particles->acc_y, alignment);
    __assume_aligned(particles->acc_z, alignment);
    __assume_aligned(particles->mass, alignment);
#endif
    real_type ax_i = particles->acc_x[i];
    real_type ay_i = particles->acc_y[i];
    real_type az_i = particles->acc_z[i];
#pragma omp simd simdlen(16) reduction(+:ax_i, ay_i, az_i)
    for (j = 0; j < n; j++)
    {
        real_type dx, dy, dz;
        real_type distanceSqr = 0.0f;
        real_type distanceInv = 0.0f;

        dx = particles->pos_x[j] - particles->pos_x[i]; //1flop
        dy = particles->pos_y[j] - particles->pos_y[i]; //1flop
        dz = particles->pos_z[j] - particles->pos_z[i]; //1flop

        distanceSqr = dx*dx + dy*dy + dz*dz + softeningSquared; //6flops
        distanceInv = 1.0f / sqrtf(distanceSqr); //1div+1sqrt

        ax_i += dx * G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
        ay_i += dy * G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
        az_i += dz * G * particles->mass[j] * distanceInv * distanceInv * distanceInv; //6flops
    }
    particles->acc_x[i] = ax_i;
    particles->acc_y[i] = ay_i;
    particles->acc_z[i] = az_i;
}
```


Maximum N before we lose caching?

KNL L1-32kB L2-1MB (1 tile/2cores)

$32\text{k} / (4 * 4) = 2\text{k}$  (L1)

$1\text{MB} / (7 * 4) = 35.7\text{k}$  (L2)

## GFLOPs vs N



backup

# When do I use Vtune vs Advisor?

## Vtune

- What's my cache hit ratio?
- Which loop/function is consuming most time overall? (bottom-up)
- Am I stalling often? IPC?
- Am I keeping all the threads busy?
- Am I hitting remote NUMA?
- When do I maximize my BW?

## Advisor

- Which vector ISA am I using?
- Flow of execution (callstacks)
- What is my vectorization efficiency?
- Can I safely force vectorization?
- Inlining? Data type conversions?
- Roofline

# VTune Cheat Sheet

Compile with `-g -dynamic`

`amplxe-cl -c hpc-performance -flags -- ./executable`

- `--result-dir=./vtune_output_dir`
- `--search-dir src:=../src --search-dir bin:=./`
- `-knob enable-stack-collection=true -knob collect-memory-bandwidth=false`
- `-knob analyze-openmp=true`
- `-finalization-mode=deferred` if finalization is taking too long on KNL
- `-data-limit=125` ← in mb
- `-trace-mpi` for MPI metrics on Theta
- `amplxe-cl -help collect survey`

# Advisor Cheat Sheet

Compile with `-g -dynamic`

`advixe-cl -c roofline/dependencies/map -flags -- ./executable`

- `--project-dir=./advixe_output_dir`
- `--search-dir src:=../src --search-dir bin:=./`
- `-no-auto-finalize` if finalization is taking too long on KNL
- `--interval 1` (sample at 1ms interval, helps for profiling short runs)
- `-data-limit=125` ← in mb
- `advixe-cl -help`

# How much further can we go?

Introducing the Cache-Aware Roofline Model



# Platform peak FLOPs


How many floating point operations per second

$$\text{Gflop/s} = \min \left\{ \begin{array}{l} \text{Platform PEAK} \\ \text{Platform BW} * AI \end{array} \right.$$

Theoretical value can be computed by specification

Example with 2 sockets Intel® Xeon® Processor E5-2697 v2

$$\text{PEAK FLOP} = 2 \times 2.7 \times 12 \times 8 \times 2 = 1036.8 \text{ Gflop/s}$$



More realistic value can be obtained by running **Linpack**

=~ 930 Gflop/s on a 2 sockets Intel® Xeon® Processor E5-2697 v2

# Platform PEAK bandwidth

How many bytes can be transferred per second

$$\text{Gflop/s} = \min \left\{ \begin{array}{l} \text{Platform PEAK} \\ \text{Platform BW} \times \text{AI} \end{array} \right.$$

Theoretical value can be computed by specification

Example with 2 sockets Intel® Xeon® Processor E5-2697 v2

$$\text{PEAK BW} = 2 \times 1.866 \times 8 \times 4 = 119 \text{ GB/s}$$

Number of sockets

Memory Frequency

Byte per channel

Number of mem channels

More realistic value can be obtained by running **Stream**

=~ 100 GB/s on a 2 sockets Intel® Xeon® Processor E5-2697 v2


# Drawing the Roofline

$$\text{Gflop/s} = \min \left\{ \begin{array}{l} \text{Platform PEAK} \\ \text{Platform BW} * \text{AI} \end{array} \right.$$

**2 sockets Intel® Xeon® Processor E5-2697 v2**

Peak Flop = 1036 Gflop/s

Peak BW = 119 GB/s



# Cache-Aware Roofline

## Next Steps

### If under or near a memory roof...

- Try a MAP analysis. Make any appropriate **cache optimizations**.
- If cache optimization is impossible, try **reworking the algorithm to have a higher AI**.

### If Under the Vector Add Peak


Check “Traits” in the Survey to see if FMAs are used. If not, try altering your code or compiler flags to **induce FMA usage**.


### If just above the Scalar Add Peak

Check **vectorization efficiency** in the Survey. Follow the recommendations to improve it if it's low.

### If under the Scalar Add Peak...

Check the Survey Report to see if the loop vectorized. If not, try to **get it to vectorize** if possible. This may involve running Dependencies to see if it's safe to force it.





Software