

The background of the slide features a city skyline at sunset, with a vibrant orange and purple sky. Overlaid on the city is a network diagram consisting of several white nodes and connecting lines, suggesting a global or interconnected system. The right side of the slide is covered by a semi-transparent orange overlay.

ATPESC 2021

August 8, 2021

SW/HW Innovations in Emerging DL Training Systems


Urmish Thakker
Principal Engineer




Too Hot

Goldilocks
Zone

Too Cold




Yesterday's Goldilocks Zone is Constraining Progress



Trend of SOTA Models

Highly detailed



TinyBERT: Distilling BERT for Natural Language Understanding

Xiaoqi Jiao^{1†}, Yichun Yin^{2†}, Lifeng Shang^{2†}, Xin Jiang²

Xiao Chen², Linlin Li³, Fang Wang^{1†} and Qun Liu²

¹Key Laboratory of Information Storage System, Huazhong University of Science and Technology, Wuhan National Laboratory for Optoelectronics

²Huawei Noah's Ark Lab

{yin
che


DistilBERT, a distilled version of BERT: smaller, faster, cheaper and lighter

Victor SANH, Lysandre DEBUT, Julien CHAUMOND, Thomas WOLF

Hugging Face

{victor,lysandre,julien,thomas}@huggingface.co

Bigger Models



Our Mission


Shaping the next-generation ML / DL
computing system to accelerate the full
model spectrum



How do we break out of the Godilocks Zone?

Fundamental advances required at all layers of the SW/HW stack.

The SambaNova Systems Advantage



Application innovations

High model accuracy


High compute efficiency

Part 1.


Enabling higher compute efficiency

Architecture: Reconfigurable Dataflow Unit (RDU)

Parallel Patterns




Array of reconfigurable compute, memory and communication




Spatial Dataflow Within an RDU

The old way:
kernel-by-kernel





The Dataflow way:
spatial




SambaFlow eliminates overhead and
maximizes utilization

Rapid Dataflow Compilation to RDU




SambaFlow Produces Highly Optimized Spatial Mappings




Uncompromised Programmability and Efficiency

Breaking out of the programmability vs. efficiency tradeoff curve



The SambaNova Systems Advantage

Achieve low time-to-accuracy



Part 2. High model accuracy:

- + Pure 16-bit FPU training
- + Asynchronous pipeline parallelization

Low Precision (< 32-bit) Training

Binarized Neural Networks: Training Neural Networks with Weights and Activations Constrained to +1 or -1

Matthieu Courbariaux*¹
Itay Hubara*²
Daniel Soudry³
Ran El-Yaniv²
Yoshua Bengio^{1,4}

MATTHIEU.COURBARIAUX@GMAIL.COM
ITAYHUBARA@GMAIL.COM
DANIEL.SOUDRY@GMAIL.COM
RANI@CS.TECHNION.AC.IL
YOSHUA.UMONTREAL@GMAIL.COM

¹Université de Montréal

²Technion - Israel Institute of Technology

³Columbia University

⁴CIFAR Senior Fellow

*Indicates equal contribution. Ordering determined by coin flip.

Recurrent Neural Networks With Limited Numerical Precision

Joachim Ott*, Zhouhan Lin[‡], Ying Zhang[‡], Shih-Chii Liu*, Yoshua Bengio^{††}

*Institute of Neuroinformatics, University of Zurich and ETH Zurich

ottj@ethz.ch, shih@ini.ethz.ch

[‡]Département d'informatique et de recherche opérationnelle, Université de Montréal

[†]CIFAR Senior Fellow

{zhouhan.lin, ying.zhang}@umontreal.ca

Training Deep Neural Networks with 8-bit Floating Point Numbers

Naigang Wang, Jungwook Choi, Daniel Brand, Chia-Yu Chen and Kailash Gopalakrishnan

IBM T. J. Watson Research Center

Yorktown Heights, NY 10598, USA

{nwang, choij, danbrand, cchen, kailash}@us.ibm.com

Higher system efficiency, minimal impact on acc. for **specific models**

Efficiency of Low Precision Floating-point-units (16 vs. 32-bit)



1.5X lower chip area

3X higher energy efficiency

1.5X higher throughput

1. Horowitz. ISSCC 2014
2. Galal et. al. ISCA 2013

Mixed Precision for *Generic* DL Training (16 + 32 bits FPU)

The image is a composite of two screenshots. The left screenshot shows the GitHub repository for NVIDIA's apex library. It includes the repository name 'NVIDIA / apex' with a line count of 52.5k, a description 'A PyTorch Extension: Tools for easy mixed precision', the license 'BSD-3-Clause License', and statistics of 4.7k stars and 632 forks. The right screenshot shows the TensorFlow Core documentation page for 'AUTOMATIC MIXED PRECISION PACKAGE - TORCH.CUDA.AMP'. It features a 'Table of Contents' link and a breadcrumb trail: 'TensorFlow > Learn > TensorFlow Core > Guide'. The main heading on this page is 'Mixed precision'.

Illusion:

16-bit FPU alone is not enough to maximize model acc.


Can we support **only 16-bit FPU** on accelerators

&


achieve model acc. matching 32-bit training?

Pure 16-bit (BFloat16) FPU Training

Data Flows




Multiply-Accumulation Units



Primary source of numerical error

The Accuracy Challenge




Standard 16-bit FPU training degrades model accuracy

The Devil: Nearest Rounding(NR) for Model Weight Updates

$$\underset{\substack{\uparrow \\ \text{Model weight}}}{w_{t+1}} = \underset{\substack{\nearrow \\ \text{Nearest Rounding}}}{Q} \left(\underset{\substack{\uparrow \\ \text{Minibatch}}}{w_t} - \alpha \nabla f_{\sigma(t)}(w_t) \right)$$

Model weights halt when updates becomes small




The Devil: Nearest Rounding (NR) for Model Weight Updates

Theory sketch for least-squares regression

$$\| \underset{\substack{\uparrow \\ \text{Optimal solution}}}{\mathbf{w}_t} - \underset{\substack{\uparrow \\ \text{j-th dim of the optimal solution}}}{\mathbf{w}^*} \| \geq \mathcal{O} \left(\underset{\substack{\nearrow \\ \text{Machine precision}}}{\epsilon} \cdot \min_j | \underset{\substack{\uparrow \\ \text{j-th dim of the optimal solution}}}{w_j^*} | \right)$$

Inaccurate weight update fundamentally degrades convergence

Stochastic Rounding to the Rescue




Intuition

The expectation of unbiased estimates is as accurate as weights w/o rounding


Kahan Summation as Alternative Enhancement

Auxiliary 16-bit values to track and correct weight update errors from NR



Experiment:

Pure 16-bit training can match 32-bit training in model acc.




Summary

With support for



Stochastic rounding



&



Kahan summation

Accelerators with only 16-bit compute units can match acc. of 32-bit training

Model (Pipeline) Parallelism



1. Huang et. Neurips 2019

Model (Pipeline) Parallelism: Are we there yet?

Conventional processor pipeline

of pipeline stages



Throughput




Model training pipeline with **synchronization barrier**

of pipeline stages



Utilization




How much utilization do we really need to sacrifice?

Async. Pipeline Parallelism Steady State

$W_{i,j}$ Stage i weight after j -th update

M_i i -th minibatch




Goal: No hardware sacrifices!

Async. Pipeline Parallelism Steady State

$W_{i,j}$ Stage i weight after j -th update

M_i i -th minibatch




M_6 uses $W_{1,0}$ for forward and $W_{1,5}$ for backward: delay = 5

M_6 uses $W_{3,4}$ for forward and $W_{3,5}$ for backward: delay = 1

Panic: Introduces different **asynchrony** (delays) at different stages.

Houston, we have a problem.





Key Insight: Scale your learning rate proportional to the delay.

$$\alpha = \min \left(\alpha_{\text{sync}}, \frac{C}{\tau_i} \right)$$


Chris De Sa



Maximize efficiency with no accuracy compromise



The SambaNova Systems Advantage




Application innovations

Part 3. Model Innovations:

Powered by our architecture and algorithm

Computer Vision


Evolution of high-resolution Deep Learning



Low-resolution
(e.g. cats)



4k images
(e.g. Autonomous driving)



50k x 50k
(e.g. astronomy,
medical imaging, virus, ...)





No Compromise High-Res Segmentation

Classic:
chop image
into sub-
images

**Loses
information
in output!**



Tiled input




Tiled output





83.1%

SOTA IOU

SambaNova:
Full image
processing



Tiled input




Full output

89.6%



Training w/o information loss from full-image processing

High-Res Pathology with Slide-level Label (TCGA)



Noisy patches limits model accuracy

High-Res Pathology with Slide-level label (TCGA)



16X larger patches → 6 Pt higher AUC

Recommender Models

The backbone of many internet services

Entertainment



hulu



Social Media




E-Commerce



Consumer Services




Recommender systems



Key common component: Sparse embedding feature

Recommender systems

More embedding features, more accuracy



State-of-the-art accuracy on DLRM




80.46%
SOTA
Accuracy

33%

Faster Step-to-accuracy




World Record DLRM Training Accuracy



Bigger isn't always better...but it is sometimes.

Training Performance

r5d.metal (CPU, FP32)




SambaNova scales to training massive recommender models

Natural Language Processing

Breakthrough efficiency in NLP model online deployment




Breakthrough Efficiency in NLP Model Online Deployment




Enable up to 11X speedup for online training and inference


Pretraining and Finetuning



Domain Adaptation




Scaling Laws for Neural Language Models




Application accuracy improves as the size of the language model increases

Pretraining and Finetuning



GPT Family





sambanova.ai



sambanova-systems



@SambaNovaAI



SambaNovaAI

