

## Summit and Frontier at the Oak Ridge Leadership Computing Facility

Swaroop Pophale Programming Models, CSMD Oak Ridge National Laboratory

August 2, 2021 Argonne Training Program on Extreme-Scale Computing 2021

ORNL is managed by UT-Battelle LLC for the US Department of Energy



#### Outline

- OLCF Mission
- OLCF Roadmap to Exascale
- Summit System Overview
- Frontier System Overview



#### Oak Ridge Leadership Computing Facility (OLCF)




# Oak Ridge Leadership Computing Facility (OLCF) Mission

The OLCF is a DOE Office of Science National User Facility whose mission is to enable breakthrough science by:

- Fielding the most powerful capability computers for scientific research,
- Building the required infrastructure to facilitate user access to these computers,
- Selecting a few time-sensitive problems of national importance that can take advantage of these systems,
- Partnering with these teams to deliver breakthrough science (Liaisons)








# Oak Ridge Leadership Computing Facility Roadmap to Exascale

Mission: Providing world-class computational resources and specialized services for the most computationally intensive global challenges for researchers around the world.



COAK RIDGE

## **ORNL** Summit System Overview

#### **System Performance**

- Peak of 200 Petaflops (FP<sub>64</sub>) for modeling & simulation
- Peak of 3.3 ExaOps (FP<sub>16</sub>) for data analytics and artificial intelligence

COAK RIDGE LEADERSHIF

#### The system includes

- 4,608 nodes
- Dual-rail Mellanox EDR InfiniBand network
- 250 PB IBM file system transferring data at 2.5 TB/s

#### Each node has


- 2 IBM POWER9 processors
- 6 NVIDIA Tesla V100 GPUs
- 608 GB of fast memory (96 GB HBM2 + 512 GB DDR4)
- 1.6 TB of non-volatile memory






# Summit Demonstrated Its Balanced Design (2018)

#### #1 on Top 500, #1 HPCG, #1 Green500, and #1 I/O 500



## Summit Board (1 node)




#### Summit Node Schematic

50 GB/s

- Coherent memory
  across entire node
- NVLink v2 fully interconnects three GPUs and one CPU on each side node
- PCIe Gen4 connects NVMe and NIC
- Single shared NIC with dual EDR ports

**CAK RIDGE** 

National Laboratory FACILITY




## **Summit POWER9 Processors**

#### IBM POWER9 Processor


- 22 cores active, 1 core reserved for OS → reduce jitter
- 4 hardware threads (HT) per core
- Three SMT modes: SMT1, SMT2, SMT4. Each thread operates independently.

COAK RIDGE LEADERSHIP

 4 HT shares L1 cache, 8 HT (2 cores) shares L2 and L3 cache



#### Summit GPUs: 27,648 NVIDIA Volta V100s



Note: The performance numbers are peak and not representative of Summit's Volta




# Summit GPUs: 27,648 NVIDIA Volta V100s (2)

#### Tensor cores on V100:

Vational Laboratory | FACILIT


- Tensor cores do mixed precision multiply add of 4x4 matrices
- 640 Tensor cores (8 on each 80 SMs)
- Up to 125 Half Precision (FP<sub>16</sub>) TFlops
- Requires application to figure out if/when utilizing mixed/reduce precision is possible
  - e.g. see Haidar et al (ICL at UTK), SC18 paper
  - CoMet Comparative Genomics application (2018 ACM Gordon Bell Prize winner), achieving 2.36 ExaOps (mixed-precision) on Summit



D = AB + C


# Summit Network

- Mellanox EDR Network with non-blocking fat-tree topology
  - Bisection bandwidth 115 TB/s
  - 2 physical ports per node (4 virtual) at 25 GB/s
    - must use both sockets to get full bandwidth
  - Set to minimize latency by default (tune-able)
- Adaptive routing
  - Enable bypassing congestions
  - Out of order packets on the network
  - Packets are load balanced at each switch
- Scalable Hierarchical Aggregation (and) Reduction Protocol
  - SHARP: network builds trees in switches to accelerate some collective operations
  - Supported collectives (small <=2048): barrier, broadcast, reduce, allreduce



## Summit Parallel File System and Burst Buffers (NVME)

- Alpine "SpectrumScale" File system:
  - 12-14 GB/s per node, 2.5 TB/s aggregate
  - Full system job: ~550 MB/s per node
  - Every node has access to the same space
    → can support multiple modes: singleshared file, file per rank, etc.
- Node Local NVME:
  - Samsung PMI1725A: Write 2.1 GB/s, Read
    5.5 GBs
  - Scales linearly with job size
  - Shared only by ranks on a node,
  - Must drain to PFS at the end of a job (using tools or 'manually')





#### Summit Programming Environment



#### **Summit Compilers and Programming Model**

#### All compilers (except Clang) support C, C++ and Fortran

Compiler	CUDA (C)	CUDA Fortran	OpenMP 4.5 (offload)	OpenMP (CPU)	OpenACC
PGI	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$
GCC	$\checkmark$		✓ (*)	$\checkmark$	$\checkmark$
IBM XL	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
LLVM (C & C++)	$\checkmark$		$\checkmark$	$\checkmark$	

\*: functional only



#### **Summit Debuggers and Performance Tools**

Debugger	Performance Tools
DDT	Open SpeedShop
Valgrind GDB	TAU
	HPCToolkit (IBM)
	HPCToolkit (Rice)
	VAMPIR
	NVIDIA Nsight
	Score-P



#### **Summit Numerical Library**

Library	OSS or Proprietary	CPU Node	CPU Parallel	GPU
IBM ESSL	Proprietary	$\checkmark$		$\checkmark$
FFTW	OSS	$\checkmark$	$\checkmark$	$\checkmark$
ScaLAPACK	OSS	$\checkmark$	$\checkmark$	
PETSc	OSS	$\checkmark$	$\checkmark$	
Trilinos	OSS	$\checkmark$	$\checkmark$	<b>√</b> *
BLAS-1, -2, -3	Proprietary (thru ESSL)	$\checkmark$		$\checkmark$
NVBLAS	Proprietary			$\checkmark$
cuBLAS	Proprietary			$\checkmark$
cuFFT	Proprietary			$\checkmark$
cuSPARSE	Proprietary			$\checkmark$
cuRAND	Proprietary			$\checkmark$
Thrust	Proprietary			$\checkmark$

**COAK RIDGE** National Laboratory

#### Summit Job Launcher: jsrun

- jsrun provides abstraction of a node with a concept of 'resource set'
  - motivated by the fact that Summit has powerful "fat" nodes
- Resource set:
  - sub group of resources (GPUs, CPUs) within a node
  - Implemented using cgroup under the hood
  - executes <N> MPI processes (with threads) and manages placement
- Node-sharing (e.g. multiple executables) is possible within a job:
  - Multiple Programs Multiple Data (MPMD)
  - concurrently execute compute intensive GPU-only job with CPU-only data analysis / visualization


## **Programming Multiple GPUs**

- Multiple paths, with different levels of flexibility and sophistication, e.g.:
  - Simple model: 1 MPI or 1 thread per GPU
  - Sharing GPU: multiple MPIs or threads share a GPU
  - Single MPI using multiple GPUs
  - Expose the node-level parallelism directly: multiple processes multiple GPUs
- Exposing more (node-level) parallelism is key to scalable applications from petascale-up



# **Summit and Scientific Discovery**

- Deep Learning for
  - Human System Biology
  - Cancer Research
- Plasma Fusion (XGC)
- Combustion (RAPTOR)
- Astrophysics (Flash)
- Materials (QMCPACK)






# **DIRECTION OF DISCOVERY**

ORNL's exascale supercomputer designed to deliver world-leading performance in 2021.

#### **Frontier Overview**

- Partnership between ORNL, Cray, and AMD
- Frontier will be delivered in late 2021
- Peak performance greater than 1.5 EF



• More than 100 Cray Shasta cabinets



#### **Frontier Node Architecture**

- An AMD EPYC<sup>(™)</sup> processor with four Radeon Instinct<sup>(™)</sup> GPU accelerators purpose-built for exascale computing
- Fully connected with high-speed AMD
  Infinity Fabric links
- Coherent memory across the node
- 100 GB/s injection bandwidth
- Near-node NVM storage

National Laboratory



#### Frontier I/O subsystem

- Will consist of two major components:
  - an in-system storage layer and
  - a center-wide file system called Orion
- Orion will use open-source Lustre and ZFS technologies
  - Lustre for distributed name space, data on metadata, and progressive file layouts
  - 40 Lustre metadata server nodes and 450 Lustre object storage service (OSS) nodes.
  - Each OSS node will provide one object storage target (OST) device for performance and two OST devices for capacity



# Frontier I/O subsystem (1)

- Orion will comprise three tiers:
  - 5,400 nonvolatile memory express (NVMe) devices; 11.5 petabytes (PB) of capacity at peak read-write speeds of 10 TBps; more than 2 million random-read IOPS;
  - hard-disk-based capacity 679 PB of capacity at peak read speeds of 5.5 TBps and peak write speeds of 4.6 TBps with more than 2 million random-read IOPS; and
  - metadata tier of 480 NVMe devices providing an additional capacity of 10 PB.



# Frontier Programming Environment

#### **Vendor-Provided**

- Cray Programming Environment (CPE)
  - Includes Cray compiler for C, C++, and Fortran plus GCC compiler. All the Cray profiling, tuning, and debugging tools.
     OpenMP and Cray MPI optimized for AMD GPU direct.
- AMD ROCm programming environment
  - Includes LLVM compiler to generate optimized code for both the AMD Epyc CPU and Instinct GPU. It will support: C, C++, and Fortran and have GPU offload support. HIP for converting CUDA codes to run on AMD GPUs.

#### Other Sources

- ECP
  - LLVM enhancements: Flang (Fortran frontend), OpenMP, OpenACC
  - Kokkos and RAJA
  - HIP LZ (HIP support for Aurora)
  - MPI, HPCToolkit, PAPI enhancements
  - ...
- ALCF + OLCF
  - Pilot implementation of DPC++/SYCL for Frontier
- OLCF
  - GCC enhancements to better support OpenACC, OpenMP, Fortran on Summit and Frontier





# Frontier Programming Environment (1)

- Compilers Offered
  - Cray PE (C/C++ LLVM-based; Cray Fortran)
  - AMD ROCm (LLVM-based)
  - GCC
- Programming Languages & Models Supported (in which compilers)
  - C, C++, Fortran (all)
  - OpenACC (GCC) planned

2.6 substantially complete, 2.7

- OpenMP (all)
- HIP (Cray, AMD) New: Cray has added HIP support to CPE
- Kokkos/RAJA (all)
- UPC (Cray, GCC)
- Transition Paths
  - CUDA: semi-automatic translation to HIP
  - CUDA Fortran: HIP kernels called from Fortran (a more portable approach)
    - CUDA Fortran kernels need to be translated to C++/HIP (manual process)
    - Fortran bindings to HIP and ROCm libraries and HIP runtime available through AMD's hipfort project





Items in green are also available on Summit

#### Frontier Programming Environment Migration Path

- HIP (heterogenous-compute Interface for Portability) is an API developed by AMD for portable code on AMD and NVIDIA GPU
  - uses CUDA or ROCm under the hood
- The API is very similar to CUDA
- AMD has developed a "hipify" tool to convert from CUDA to HIP
- HIP is available on Summit and is updated regularly





# Frontier Programming Tools

#### Debuggers and Correctness Tools

Tool			
System-Level Tools			
Arm DDT			
Cray CCDB			
Cray ATP			
STAT			
	Node-Level Tools		
ROCgdb			
Cray GDB4HPC			



#### Performance Tools

Tool			
System-Level Tools			
Arm MAP/Performance Reports			
CrayPat/Apprentice2 (Cray)			
Reveal (Cray)			
TAU			
HPCToolkit			
Score-P / VAMPIR			
Node-Level Tools			
gprof			
PAPI			
ROCprof			
ROC-profiler & ROC-tracer libraries			

FRØNTIER

#### **Frontier Scientific Libraries and Tools**

Functionality	CPU	GPU	Notes
BLAS	<b>Cray LibSci</b> , <b>AMD BLIS</b> , PLASMA	Cray LibSci_ACC, AMD roc/hipBLAS, AMD rocAMD ROCm Tensile, MAGMA	MAGMA and PLASMA are open source software led by the UTK Innovative Computing Laboratory
LAPACK	Cray LibSci, AMD libFlame, PLASMA	Cray LibSci_ACC, AMD roc/hipSolver, MAGMA	
ScaLAPACK	Cray LibSci	ECP SLATE, Cray LibSci_ACC	
Sparse		<b>AMD roc/hipSparse</b> , AMD rocALUTION	
Mixed-precision iterative refinement	Cray IRT, MAGMA	MAGMA	
FFTW or similar	<b>Cray</b> , <b>AMD</b> , ECP FFTX, FFT-ECP	AMD rocFFT, ECP FFTX, FFT-ECP	FFT-ECP focuses on 3D FFTs
<b>PETSc, Trilinos,</b> <b>HYPRE,</b> SUNDIALS, SuperLU			Spack recipes from ECP xSDK
	ty in <b>green</b> is ble on Summit		
45 <b>CAK RIDGE</b> LEADERSHIP National Laboratory FACILITY			FRØNTIER

## **Frontier Timeline**

- Early Access System (spock) now available
  - "n-1" hardware (processors, network, etc.)
  - With the evolving Cray and AMD programming environments
- Frontier will be delivered in 2021, with acceptance expected in first half of 2022
  - ECP expected to gain access in June 2022
  - INCITE access will ramp up from Jan 2023 to full allocation starting Jan 2024
  - ALCC access will ramp up from Jul 2023 to full allocation starting Jul 2024

#### In the mean time

- Summit provides many of the same tools and a similar architecture
  - Especially useful if you're new to GPU programming
- Early Access systems will provide the (evolving) software stack on near-Frontier hardware



# System Comparisons: Titan, Summit, and Frontier

System	Titan (2012)	Summit (2017)	Frontier (2021)
Peak	27 PF	200 PF	> 1.5 EF
# nodes	18,688	4,608	> 9,000
Node	1 AMD Opteron CPU 1 NVIDIA Kepler GPU	2 IBM POWER9™ CPUs 6 NVIDIA Volta GPUs	1 AMD EPYC CPU 4 AMD Radeon Instinct GPUs
Memory		2.4 PB DDR4 + 0.4 HBM + 7.4 PB On-node storage	4+ PB DDR4 + 4+ PB HBM2e + 35+ PB On-node storage, 75 TB/s Read 38 Write
On-node interconnect	PCI Gen2 No coherence across the node	NVIDIA NVLINK Coherent memory across the node	AMD Infinity Fabric Coherent memory across the node
System Interconnect	Cray Gemini network 6.4 GB/s	Mellanox Dual-port EDR IB 25 GB/s	Four-port Slingshot network 100 GB/s
Topology	3D Torus	Non-blocking Fat Tree	Dragonfly
Storage	32 PB, 1 TB/s, Lustre Filesystem	250 PB, 2.5 TB/s, IBM Spectrum Scale™ with GPFS™	Lustre with: 679 PB HDD+11 PB Flash Performance Tier at 10 TB/s (R/W) and 10 PB Metadata Flash
Power	9 MW	13 MW	29 MW

COMPUTING ACTION AND A COMPUTING FACILITY

#### **Acknowledgments**

• The OLCF team

This work was performed under the auspices of the U.S. DOE by Oak Ridge Leadership Computing Facility at ORNL under contracts DEAC05-000R22725



#### Resources

- More info on Summit:
  - Summit user guide: <u>https://www.olcf.ornl.gov/for-users/system-user-guides/summit/</u>
  - OLCF training archive: <u>https://www.olcf.ornl.gov/for-users/training/training-archive/</u>
  - Vazhkudai, et. al. The Design, Deployment, and Evaluation of the CORAL Pre-Exascale Systems. SC18 Proceedings.
- For latest on Frontier:
  - https://www.olcf.ornl.gov/frontier/



