# Task Mapping of Parallel Applications using Graph Partitioners

Mehmet Deveci<sup>1,2</sup>, Abhinav Bhatele<sup>2</sup>, Peter Robinson<sup>2</sup>, Ümit V. Çatalyürek<sup>1</sup> <sup>1</sup>The Ohio State University, <sup>2</sup>Lawrence Livermore National Laboratory

# Abstract


Communication time of parallel applications can be limited by various features of the interconnection networks such as latency or bandwidths of the links, and/or of the network card controllers. Topology aware task mapping methods that place MPI tasks on processors by exploiting information about the underlying network can help to avoid such limitations. In this work, we present a new framework for topology aware task mapping to reduce the applications' communication time.

# Motivation

- The scale of the parallel applications and the number of processors in supercomputers have increased from O(100K) to O(1M)
- large and hierarchical networks
- sparse allocations where processors are spread further
- communication messages travel longer routes
- network links may be congested due to the heavy traffic
- A good partitioning and **mapping** of the tasks to the parallel supercomputer cores becomes crucial to:
- utilize computation and communication units better
- use less energy
- obtain shorter execution times
- This problem is called **Mapping** Problem. The **aim of Chizu** is to improve the execution time by minimizing communication bottlenecks via task placement


# **Chizu Framework**


- Captures the underlying **topology** using **TopoManager**
- Provides various **mapping** algorithms:
- Simple mapping methods such as:
- Round Robin (RR), Random
- Interfaces to existing mappers such as: • **Zoltan** [Deveci14] and **Scotch** [Pellegrini94]



- Provides interfaces to:
- Graph partitioners: Metis [Karypis99], Scotch [Pellegrini94]
- Hypergraph partitioner: **PaToH** [Çatalyürek99]
- Geometric partitioners: Zoltan (MJ) [Deveci12] of Trilinos
- to be used in **recursive k-way bipartitioning** algorithm to optimize for:
- Bandwidth utilization
- Hop count minimization
- Other architecture specification metrics
- Can simultaneously perform load balancing and task mapping for parallel applications, as a side effect

## HPC Lab, Biomedical Informatics, The Ohio State University





# **pF3D Experiments**

pF3D is a multi-physics code used to study laser plasma-interactions in experiments conducted at the National Ignition Facility (NIF) at LLNL. Comparison of Total Time of pF3D for different mappings **1.75**┌─ 1.15 1.15 1.24 1.24 1.24 1.24 1.25 1.25 1.50 ີ\_\_ **0.75** <mark>م</mark> 0.50 0.25 0.00 128 256


# Acknowledgements


This work was performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under Contract DE-AC52-07NA27344. This work was funded by the Laboratory Directed Research and Development Program at LLNL under project tracking code 13-ERD-055 (LLNL-POST-658094)

## mdeveci@bmi.osu.edu

Mapping

# **AMG Experiments**





- framework.

- Processing Symposium, May 2014
- Journal on Scientific Computing, Vol. 20, No. 1, pp. 359–392, 1999
- Department of Computer Engineering, 1999 Partitioning Algorithm, Sandia National Laboratories, 2012



# **Conclusions and Future Work**

• Implemented interfaces to new partitioning and mapping algorithms for the Chizu

• Proposed a recursive k-way bi-partitioning algorithm that can be used for minimization of different mapping communication metrics. • Studied the effectiveness of Chizu on the applications: AMG and pF3D; discussed the prediction capability of the traditional theoretical metrics. • Future Work: Adding NIC congestion minimization metric to Chizu.

# References

[Deveci14] M. Deveci, S. Rajamanickam, V. Leung, K. T. Pedretti, S. L. Olivier, D. P. Bunde, Ü. V. Çatalyürek, K. D. Devine, Exploiting Geometric Partitioning in Task Mapping for Parallel Computers, 28th IEEE International Parallel and Distributed

• [Pellegrini94] F. Pellegrini., Static mapping by dual recursive bipartitioning of process and architecture graphs. Proceedings of SHPCC'94, Knoxville, Tennessee, pages 486-493. IEEE Press, May 1994. • [Karypis99] George Karypis and Vipin Kumar, A Fast and Highly Quality Multilevel Scheme for Partitioning Irregular Graphs", SIAM

• [Çatalyürek99] Ü. V. Çatalyürek, Cevdat Aykanat, PaToH: a multilevel hypergraph partitioning tool, version 3.0, Bilkent University,

• [Deveci12] M Deveci, Ü. V. Çatalyürek, S Rajamanickam, KD Devine, Multi-jagged: A Scalable Multi-section based Spatial

http://go.osu.edu/mdeveci and http://go.osu.edu/hpc